• Login
    View Item 
    •   DSpace Home
    • Final Year Project Papers & Reports
    • School of Microelectronic Engineering (FYP)
    • View Item
    •   DSpace Home
    • Final Year Project Papers & Reports
    • School of Microelectronic Engineering (FYP)
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Fabrication and simulation of PNP Bipolar transistor based on Spin On Dopant technique and Electrical characterization

    Thumbnail
    View/Open
    Abstract, Acknowledgment.pdf (103.2Kb)
    Conclusion.pdf (76.21Kb)
    Introduction.pdf (116.3Kb)
    Literature review.pdf (325.6Kb)
    Methodology.pdf (180.5Kb)
    References and appendix.pdf (927.9Kb)
    Results and discussion.pdf (516.7Kb)
    Date
    2008-04
    Author
    Siti Nursyida Azuddin
    Metadata
    Show full item record
    Abstract
    In this project, the fabrication and simulation of pnp transistor was performed. From fabrication process, the electrical characteristic and sheet resistance of the device was observed by 4 point probe measurement. The electrical characterization of this transistor is base on common base configuration and common emitter configuration. These output characteristic curves can be used to examine how a transistor will function over a dynamic range. The sheet resistance is need to know the details of the diffused layer profile. In diffused layers, resistivity is a strong function of depth. From simulation process, the doping profiles and electrical characterization was analyzed using TCAD software. The transistor was simulated by using SUPREM4 driver which can model the device in one or two dimensional structure. The one dimensional doping profiles was analyzed by using different energy level in diffusion. Then, the medici driver was used to perform the electrical characterization of this transistor. It was performed the current collector and base collector in Gummel plotted. The report concludes that while the pnp transistor should be fabricate and simulate. It is more to produce the device based on two methods that is fabrication process or simulation process and compared both of the result.
    URI
    http://dspace.unimap.edu.my/123456789/1987
    Collections
    • School of Microelectronic Engineering (FYP) [153]

    Related items

    Showing items related by title, author, creator and subject.

    • Fabrication Of 50 µm transistor and AlNiAu interconnection process 

      Shaffie Husin (Universiti Malaysia PerlisSchool of Microelectronic Engineering, 2007-03)
      Generally process fabrication transistor will starts by cleaning the wafer, formation region drain, D and source, S, get oxide and deposited aluminum as contact with the source, drain and gate. Mask is very important thing ...
    • SOI Single-Electron Transistors (SET) design and process development 

      Amiza, Rasmi; Mohammad Nuzaihan, Md Nor; Uda, Hashim (Kolej Universiti Kejuruteraan Utara Malaysia, 2005-05-18)
      Single-electron transistor (SET) is attractive devices to use for large-scale integration. SET can be made very small, dissipate little power, and can measure quantities of charge much faster than MOSFETs. This makes SET ...
    • Reproducibility of silicon single electron quantum dot transistor 

      Uda, Hashim; Sutikno, Madnarski (Nano Science and Technology Institute, 2006)
      In principle, based on the form of tunnel junction, single electron transistor (SET) can be classified into four types, i.e. nanowire SET, quantum dot SET, nanotube SET and point contact SET. Another classification is SET ...

    Atmire NV

    Perpustakaan Tuanku Syed Faizuddin Putra (PTSFP) | Send Feedback
     

     

    Browse

    All of UniMAP Library Digital RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

    Atmire NV

    Perpustakaan Tuanku Syed Faizuddin Putra (PTSFP) | Send Feedback