An efficient modified booth multiplier architecture
Date
2008-12-01Author
Razaidi, Hussin
Ali Yeon, Md Shakaff, Prof. Dr.
Norina, Idris
Zaliman, Sauli, Prof. Dr.
Rizalafande, Che Ismail
Afzan, Kamarudin
Metadata
Show full item recordAbstract
In this paper, we present the design of an efficient multiplication unit. This multiplier architecture is based on Radix 4 Booth multiplier. In order to improve his architecture, we have made 2 enhancements. The first is to modify the Wen-Chang's Modified Booth Encoder (MBE) since it is the fastest scheme to generate a partial product. However, when implementing this MBE with the Simplified Sign Extension (SSE) method, the multiplication's output is incorrect. The 2nd part is to improve the delay in the 4:2 compressor circuit. The redesigned 4:2 compressor reduced the delay of the Carry signal. This modification has been made by rearranging the Boolean equation of the Carry signal. This architecture has been designed using Quartus II. The Gajski rule has been adopted in order to estimate the delay and size of the circuit. The total transistor count for this new multiplier is being a slightly bigger. This is due to the new MBE which is uses more transistor. However in performance speed, this efficiency multiplier is quite good. The propagation delay is reduced by about 2% - 7% from other designers.
URI
http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4786767http://dspace.unimap.edu.my/123456789/19693
Collections
- Conference Papers [2600]
- Ali Yeon Md Shakaff, Dato' Prof. Dr. [105]
Related items
Showing items related by title, author, creator and subject.
-
Design and realization of a high Speed Multiplier Accumulator (MAC) unit for low power applications
Mohd Nazri Md Rejab (Universiti Malaysia PerlisSchool of Microelectronic Engineering, 2008-04)A fast and energy-efficient multiplier is always needed in electronics industry especially DSP, image processing and arithmetic units in microprocessors. Multiplier is such an important element which contributes substantially ... -
High speed 8-bits x 8-bits Wallace Tree multiplier
Tajul Hamimi Harun (Universiti Malaysia PerlisSchool of Microelectronic Engineering, 2007-05)This final year project (FYP) is to analyze the design of Wallace Tree multiplier. For simplicity, unsigned operands are chosen and main focus on the short word widths commonly used in most applications: an 8-bit multiplier. ... -
Low Power Multiplier Accumulator (MAC) unit using Sleepy Stack technique
Aaron Selvam Thangamany (Universiti Malaysia PerlisSchool Of Microelectronic Engineering, 2008-05)The main objective of this project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. Especially, the focus is on leakage power reduction. In this project, a novel circuit structure ...