Search
Now showing items 1-1 of 1
Enhance FIR implementation on FPGA using Systolic approach for fast processing and better throughput
(Universiti Malaysia Perlis (UniMAP), 2015-06)
This project is about enhancing FIR filter using systolic approach for faster processing and better throughput. In signal processing, FIR filter is a filter whose impulse response is of finite duration because it settles ...