Browsing Final Year Project Papers & Reports by Author "Kau, Zee Shuang"

Now showing items 1-1 of 1

    • A study of proper integrated circuit (IC) layout techniques for a parallel adder 

      Kau, Zee Shuang (Universiti Malaysia Perlis (UniMAP)School of Microelectronic Engineering, 2011-06)
      This report presents the proper Integrated Circuit (IC) layout techniques for a parallel adder. The layout produced for this parallel adder is presented in this report. In order to design and to get a good layout, ...