dc.contributor.author | Asral, Bahari Jambek | |
dc.contributor.author | Arslan, Tughrul | |
dc.contributor.author | Erdogan, Ahmed T. | |
dc.date.accessioned | 2010-07-13T04:48:56Z | |
dc.date.available | 2010-07-13T04:48:56Z | |
dc.date.issued | 2010-05-19 | |
dc.identifier.citation | IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.18 (5), 2010, pages 831-835 | en_US |
dc.identifier.issn | 1063-8210 | |
dc.identifier.uri | http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4957021 | |
dc.identifier.uri | http://dspace.unimap.edu.my/123456789/8274 | |
dc.description | Link to publisher's homepage at http://ieeexplore.ieee.org/ | en_US |
dc.description.abstract | In this paper, we propose an implementation of a data encoder to reduce the switched capacitance on a system bus. Our technique focuses on transferring raw video data for multiple reference frames between off- and on-chip memories in an MPEG-4 AVC/H.264 encoder. This technique is based on entropy coding to minimize bus transition. Existing techniques exploit the correlation between neighboring pixels. In our proposed technique, we exploit pixel correlation between two consecutive frames. Our method achieves a 58% power saving compared to an unencoded bus when transferring pixels on a 32-b off-chip bus with a 15-pF capacitance per wire. | en_US |
dc.language.iso | en | en_US |
dc.publisher | IEEE | en_US |
dc.subject | Data buses | en_US |
dc.subject | Encoding | en_US |
dc.subject | Intergrated circuit design | en_US |
dc.subject | Video coding | en_US |
dc.subject | Encoder | en_US |
dc.title | Interframe bus encoding technique and architecture for MPEG-4 AVC/H.264 video compression | en_US |
dc.type | Article | en_US |