dc.contributor.author | Rajasekaran, S. | |
dc.contributor.author | Sundari, G. | |
dc.date.accessioned | 2017-09-28T07:46:54Z | |
dc.date.available | 2017-09-28T07:46:54Z | |
dc.date.issued | 2017 | |
dc.identifier.citation | International Journal of Nanoelectronics and Materials, vol.10 (1), 2017, pages 21-28 | en_US |
dc.identifier.issn | 1985-5761 (Printed) | |
dc.identifier.issn | 1997-4434 (Online) | |
dc.identifier.uri | http://dspace.unimap.edu.my:80/xmlui/handle/123456789/49816 | |
dc.description | Link to publisher's homepage at http://ijneam.unimap.edu.my/ | en_US |
dc.description.abstract | Single Electron Transistor (SET) is a nanoelectronic device that operates under the
controlled mode of tunnelled individual electrons. In this paper, a comparative analysis was performed employing SET based D-Flip flop with conventional logic D-flip flop. SET is
eminent nanoscale devices that have low power dissipation, high speed and performance.
The flip flop design was simulated using SIMON simulator and the stability of its operation
was analysed applying the Monte-Carlo method that represented stability with low power
dissipation and matched the functionality of traditional CMOS devices. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Universiti Malaysia Perlis (UniMAP) | en_US |
dc.subject | Logic Circuits | en_US |
dc.subject | Coulomb Blockage | en_US |
dc.subject | Nanoelectronics | en_US |
dc.subject | Single Electron Device (SED) | en_US |
dc.subject | Flip-flop | en_US |
dc.title | Analysis of flip flop design using nanoelectronic single electron transistor | en_US |
dc.type | Article | en_US |