• Login
    View Item 
    •   DSpace Home
    • Journal Articles
    • Institute of Nano Electronic Engineering (INEE) (Articles)
    • View Item
    •   DSpace Home
    • Journal Articles
    • Institute of Nano Electronic Engineering (INEE) (Articles)
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Conventional photolithography and process optimization of pattern- size expansion technique for nanogap biosensor fabrication

    Thumbnail
    View/Open
    Conventional photolithography and process optimization of pattern- size expansion technique for nanogap biosensor fabrication.pdf (136.3Kb)
    Date
    2014
    Author
    Balakrishnan, Sharma Rao
    Muhammad Nurfaiz, Asri
    Uda, Hashim, Prof. Dr.
    Tijjani Adam, Shuwa
    Metadata
    Show full item record
    Abstract
    For a submicron photolithography process, there is little room for error. In this paper, an optimized technique for photoresist (PR) development is reported, to fabricate a nanogap biosensor for application in biomedical nanodiagnostics. The pattern transfer on the wafer substrate requires precise alignment and Deep Ultra-Violet (DUV) light exposure. This research describes the photolithography process to develop a standard manufacturing procedure for pattern transfer from chrome mask. The key factor for PR development is understood and the optimization is done based on the PR thickness, spin speed, spin time, exposure time, post-exposure bake (PEB) time, developer concentration and developing time to achieve the design feature size of 1 micron. The PR is coated and spun at 3000 rpm and 5000 rpm at 30s and 40s respectively to form a very thin layer. However, the UV exposure time is remained constant at 10s. After the pattern transfer, the wafer is immersed in different concentrations of RD6 developer to develop the PR. To further improve the resolution of image transfer, the PEB time is also optimized for a better throughput on feature size. These optimizations are important to reduce the dimension error and were able to achieve error free design to protect critical dimension and prevent device failure.
    URI
    http://dspace.unimap.edu.my:80/dspace/handle/123456789/33562
    Collections
    • Uda Hashim, Prof. Ts. Dr. [243]
    • School of Microelectronic Engineering (Articles) [183]
    • Institute of Nano Electronic Engineering (INEE) (Articles) [206]

    Atmire NV

    Perpustakaan Tuanku Syed Faizuddin Putra (PTSFP) | Send Feedback
     

     

    Browse

    All of UniMAP Library Digital RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

    Atmire NV

    Perpustakaan Tuanku Syed Faizuddin Putra (PTSFP) | Send Feedback