• Login
    View Item 
    •   DSpace Home
    • Final Year Project Papers & Reports
    • School of Microelectronic Engineering (FYP)
    • View Item
    •   DSpace Home
    • Final Year Project Papers & Reports
    • School of Microelectronic Engineering (FYP)
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Fabrication Of 50 µm transistor and AlNiAu interconnection process

    Thumbnail
    View/Open
    Abstract, Acknowledgment.pdf (311.8Kb)
    Conclusion.pdf (34.68Kb)
    Introduction.pdf (42.80Kb)
    Literature review.pdf (1.105Mb)
    Methodology.pdf (869.1Kb)
    References and appendix.pdf (44.02Kb)
    Results and discussion.pdf (2.431Mb)
    Date
    2007-03
    Author
    Shaffie Husin
    Metadata
    Show full item record
    Abstract
    Generally process fabrication transistor will starts by cleaning the wafer, formation region drain, D and source, S, get oxide and deposited aluminum as contact with the source, drain and gate. Mask is very important thing to develop the pattern transfer in fabrication process Based on that, the project fabrication transistor not successful because quality of mask not very compatible to develop the smaller size. AlNiAu as the interconnection involved of several steps. It starts with Al deposition, the follow by cleaning, activation and zincation to remove the oxide layer thus, provide good adhesive. The next process is nickel deposition and lastly gold in deposited on top of Ni. Gold is used because of is not easily oxidize upon exposure for environment. Size of bond pad, chemical and temperature during the process and most important is thickness of aluminum, passivation and also photoresist layer, must be determined to achieve consistent result.
    URI
    http://dspace.unimap.edu.my/123456789/1938
    Collections
    • School of Microelectronic Engineering (FYP) [153]

    Related items

    Showing items related by title, author, creator and subject.

    • Fabrication and simulation of PNP Bipolar transistor based on Spin On Dopant technique and Electrical characterization 

      Siti Nursyida Azuddin (Universiti Malaysia PerlisSchool of Microelectronic Engineering, 2008-04)
      In this project, the fabrication and simulation of pnp transistor was performed. From fabrication process, the electrical characteristic and sheet resistance of the device was observed by 4 point probe measurement. The ...
    • SOI Single-Electron Transistors (SET) design and process development 

      Amiza, Rasmi; Mohammad Nuzaihan, Md Nor; Uda, Hashim (Kolej Universiti Kejuruteraan Utara Malaysia, 2005-05-18)
      Single-electron transistor (SET) is attractive devices to use for large-scale integration. SET can be made very small, dissipate little power, and can measure quantities of charge much faster than MOSFETs. This makes SET ...
    • Reproducibility of silicon single electron quantum dot transistor 

      Uda, Hashim; Sutikno, Madnarski (Nano Science and Technology Institute, 2006)
      In principle, based on the form of tunnel junction, single electron transistor (SET) can be classified into four types, i.e. nanowire SET, quantum dot SET, nanotube SET and point contact SET. Another classification is SET ...

    Atmire NV

    Perpustakaan Tuanku Syed Faizuddin Putra (PTSFP) | Send Feedback
     

     

    Browse

    All of UniMAP Library Digital RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

    Atmire NV

    Perpustakaan Tuanku Syed Faizuddin Putra (PTSFP) | Send Feedback