Please use this identifier to cite or link to this item: http://dspace.unimap.edu.my:80/xmlui/handle/123456789/6231
Title: FPGA based Twofish Algorithm
Authors: Muhammad Imran, Ahmad
Mohd Nazrin, Md Isa
Abdul Halis, Abdul Aziz
Mohd Fisol, Osman
Keywords: FPGA
Twofish
Cryptography
Embedded System
Field programmable gate array (FPGA)
Issue Date: 2006
Publisher: Universiti Malaysia Perlis
Abstract: This paper presents the architecture of Twofish algorithm implemented with field programmable gate array (FPGA). Twofish is one of the five finalists in AES contest. It is a 128-bit block cipher and can operate with variable key lengths of 128, 192 and 256 bits. This project only focused on 128 bits key length consisting of FPGA devices as the main crypto-processor and memory chip as its database unit. The input for this design is taken from the flash memory which is embedded in Altera UP3 trainer board and the output is transferred to computer by using serial interface. The algorithm is compiled and simulated using Altera Quartus II software. The result of compilation showed that the architecture consists of 35210 logic cells. The design is simulated and tested using low cost Altera Cyclone FPGA chip resulting an encryption rate of 90 Mbps when operate at 100MHz clock.
URI: http://dspace.unimap.edu.my/123456789/6231
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
FPGA Based Twofish Algorithm.pdfAccess is limited to UniMAP communty.2.21 MBAdobe PDFView/Open


Items in UniMAP Library Digital Repository are protected by copyright, with all rights reserved, unless otherwise indicated.