Please use this identifier to cite or link to this item:
http://dspace.unimap.edu.my:80/xmlui/handle/123456789/59906
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Bhoi, Bandan | - |
dc.contributor.author | Misra, Neeraj Kumar | - |
dc.contributor.author | Lafifa, Jamal | - |
dc.contributor.author | Pradhan, Manoranjan | - |
dc.date.accessioned | 2019-05-10T07:31:31Z | - |
dc.date.available | 2019-05-10T07:31:31Z | - |
dc.date.issued | 2019-04 | - |
dc.identifier.citation | International Journal of Nanoelectronics and Materials, vol.12(2), 2019, pages 205-220 | en_US |
dc.identifier.issn | 1985-5761 (Printed) | - |
dc.identifier.issn | 1997-4434 (Online) | - |
dc.identifier.uri | http://dspace.unimap.edu.my:80/xmlui/handle/123456789/59906 | - |
dc.description | Link to publisher's homepage at http://ijneam.unimap.edu.my | en_US |
dc.description.abstract | Recently, Quantum-dot Cellular Automata (QCA) based reversible logic circuit has an enormous benefit over CMOS based logic circuit. As a promising technology for Nanoelectronics computing, reversible-QCA has gained more and more attention from researchers around the world. In this paper, a reversible authenticator circuit based on QCA was implemented. This article presents a Nano-authenticator circuit to verify the authenticated and unauthenticated inputs. The proposed QCA designs have been implemented in a different manner from existing designs, which are primarily based on a coplanar design approach. The efficiency of QCA design has been investigated based on parameters such as cell count, area, and latency. Furthermore, missing an additional cell defect of the reversible authenticator has been analyzed, and covers the fault tolerance of 60.41% and 75%, respectively. In addition, the proposed Feynman gate in QCA environment achieves 76.35% area, 12.5% cell count and 95.55% average energy dissipation improvement as compared to the existing layout. Moreover, the new reversible authentication circuit achieves 87.75% cost and 43.54% area improvement in comparison with the previous state-of-art design. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Universiti Malaysia Perlis (UniMAP) | en_US |
dc.subject | Reversible authentication | en_US |
dc.subject | Quantum computing | en_US |
dc.subject | Minimal | en_US |
dc.subject | Cellular automata | en_US |
dc.subject | Low cost | en_US |
dc.title | Low-cost synthesis approach for reversible authenticator circuits in QCA environment | en_US |
dc.type | Article | en_US |
dc.identifier.url | http://ijneam.unimap.edu.my | - |
dc.contributor.url | neeraj.mishra3@gmail.com | en_US |
Appears in Collections: | International Journal of Nanoelectronics and Materials (IJNeaM) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Low-Cost Synthesis Approach for Reversible Authenticator Circuits in.pdf | 1.31 MB | Adobe PDF | View/Open |
Items in UniMAP Library Digital Repository are protected by copyright, with all rights reserved, unless otherwise indicated.