Please use this identifier to cite or link to this item:
http://dspace.unimap.edu.my:80/xmlui/handle/123456789/1347
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jegatheesan Sri Ramalu | - |
dc.date.accessioned | 2008-06-30T08:50:15Z | - |
dc.date.available | 2008-06-30T08:50:15Z | - |
dc.date.issued | 2007-04 | - |
dc.identifier.uri | http://dspace.unimap.edu.my/123456789/1347 | - |
dc.description | Access is limited to UniMAP community. | en_US |
dc.description.abstract | Today’s atmosphere and demands continue to drive operating voltages down, especially for widely used components such as the Operational Amplifier. Some of the motivations driving the market are integration, battery operated components, and biomedical instrumentation. The increased packaging densities require reduction in feature size that, in turn, reduces breakdown voltages thereby limiting the power supply. In order to ascertain low voltage and smaller in size operational amplifier, CMOS operational amplifier is preferred. In this project, the design and simulation of low power, moderate gain, and fast settling time CMOS operational amplifier consisting of three stages is implemented. The design was implemented in Mentor Graphics employing 0.35μ TSMC process technology for simulation and analysis. Finally the layout of the amplifier designed in mentor graphics IC station to perform DRC and LVS simulation. The design resulted in a complete CMOS operational amplifier that at least met and, in a few cases, exceeded the design objectives by a large margin. The notable performance areas were the output swing of +/- 1.81V, and the common mode input range of + 1.08V and -1.81V. The deviation with the calculated values is because of short channel effects. The CMOS operational amplifier is working properly within the operating voltage 2.5V. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Universiti Malaysia Perlis | en_US |
dc.subject | CMOS operational amplifier | en_US |
dc.subject | Amplifiers | en_US |
dc.subject | Metal oxide semiconductors | en_US |
dc.subject | Metal oxide semiconductors, Complementary | en_US |
dc.subject | Operational amplifiers | en_US |
dc.subject | Moderate gain | en_US |
dc.subject | Integrated circuits | en_US |
dc.title | Design and Simulation of CMOS Operational Amplifier using Mentor Graphics Tool | en_US |
dc.type | Learning Object | en_US |
dc.contributor.advisor | Mohd Nazrin Md Isa (Advisor) | en_US |
dc.publisher.department | School of Microelectronic Engineering | en_US |
Appears in Collections: | School of Microelectronic Engineering (FYP) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Abstract, Acknowledgment.pdf | 49.52 kB | Adobe PDF | View/Open | |
Conclusion.pdf | 11.13 kB | Adobe PDF | View/Open | |
Introduction.pdf | 26.44 kB | Adobe PDF | View/Open | |
Literature review.pdf | 991.6 kB | Adobe PDF | View/Open | |
Methodology.pdf | 101.48 kB | Adobe PDF | View/Open | |
References and appendix.pdf | 216.63 kB | Adobe PDF | View/Open | |
Results and discussion.pdf | 660.2 kB | Adobe PDF | View/Open |
Items in UniMAP Library Digital Repository are protected by copyright, with all rights reserved, unless otherwise indicated.