Search
Now showing items 1-1 of 1
A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
(Institute of Electrical and Electronics Engineering (IEEE), 2008-05)
This paper proposes an optimization approach for macro-cell placement which minimizes the chip area size. A binary tree method for non-slicing tree construction process is utilized for the placement and area optimization ...