• Login
    View Item 
    •   DSpace Home
    • Final Year Project Papers & Reports
    • School of Microelectronic Engineering (FYP)
    • View Item
    •   DSpace Home
    • Final Year Project Papers & Reports
    • School of Microelectronic Engineering (FYP)
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Study and Design the Current Mirror using Bulk-Driven Technique for Low Voltage Analog

    Thumbnail
    View/Open
    Abstract, Acknowledgment.pdf (35.64Kb)
    Conclusion.pdf (9.976Kb)
    Introduction.pdf (9.604Kb)
    Literature Review.pdf (1.011Mb)
    Methodology.pdf (96.15Kb)
    References and appendix.pdf (2.803Mb)
    Results and discussion.pdf (552.0Kb)
    Date
    2007-04
    Author
    Mohd Faidzul Bukhari Mohd Kanafiah
    Metadata
    Show full item record
    Abstract
    Current Mirrors are core structure for almost all analog and mixed mode circuits and the performance of analog structures largely depends on the characteristic. In this design, the design presents some of the low voltage current mirrors along with their merits and demerits, so that the selection of a suitable current mirror for a particular application will be easier. The current mirror is one such structure, which finds use in form of active load in analog circuit structures. So in this design, it presents some of the current mirrors along with parameters so that it can choose and appropriate current mirror for specific applications. In this project, the current mirror using bulk-driven technique for low voltage analog has been designed by using TSMC 0.35μ technology from mentor graphic software. The use of bulk-driven makes it possible to design low voltage current mirror for VDD is 2.5V, 2.0V and 1.8V with the IREF is equivalent to IOUT approximately about 31.5μA, 39.375μA and 43.75μA, respectively. At the common layout, the bulk for PMOS is connected to VDD which it cover the VDD and bulk with same N-Well. For this designing, the bulk is connected with external supply (V-Bulk) and does not connect to VDD. Thus the VDD and Bulk are not in the same N-Well. Therefore this technique is successfully completed until layout.
    URI
    http://dspace.unimap.edu.my/123456789/1358
    Collections
    • School of Microelectronic Engineering (FYP) [153]

    Atmire NV

    Perpustakaan Tuanku Syed Faizuddin Putra (PTSFP) | Send Feedback
     

     

    Browse

    All of UniMAP Library Digital RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

    Atmire NV

    Perpustakaan Tuanku Syed Faizuddin Putra (PTSFP) | Send Feedback