ORIGINAL ARTICLES

Shallow Junction Formation: A Simulation Based Study of Thermal Diffusion by Spinon-dopants technique

U. Hashim, Tijjani Adam, N.Hamat N.H and Siti Fatimah

Institute of Nano electronics Engineering (INEE), Universiti Malaysia Perlis, 01000 Kangar, Perlis.

ABSTRACT

Ultra shallow junction fabrication in large scaled integrated (ULSI) technology is one of the difficult challenges in device manufacturing. Low energy ion implantation is the most widely used technique at present to form ultra shallow junction but this method has some limitations such as crystal damage, however, many researches has been done to overcome this but It seems difficult to do away with this limitation . An ultra high shallow junction formation of < 30nm was proposed through thermal diffusion from spin-on dopants into silicon, this study was carried out by simulation using TSUPREM-4 from Synopsys Inc to determine the junction depth and the sheet resistance in order to fulfill the standard semiconductor device design requirements. Ultra shallow junction which is defined to be less than 30 nm in depth was obtained through this simulation using very simple and easy spin-on dopants technique. This economical spin-on dopants (SOD) technique is proven as one of promising method for shallow junction formation in future generations with little or no device structural damage or process limitation.

Key words: Ultra shallow junction, simulation, TSUPREM-4, thermal diffusion, semiconductor

Introduction

The functionality and performance of ICs are determined by the physical and electrical characteristics of the devices. In addition, the reliability and yield of ICs are related to the ability to control these characteristics precisely over a single wafer and across many wafers. A deeper understanding of the physical phenomena in ICs can only be provided by TCAD (Technology computer-aided design), which simulates the fabrication processes and electrical performance of transistors and interconnects using physical models(Wakabayashi et al, 2066). TCAD provides a direct method to explore, optimize and control processes to achieve the desired properties of the key components. Shallow junction formation is a hot topic in semiconductor industry and has been a very crucial process step in future CMOS generation (Wakabayashi et al. 2066; Hokazono et al. 2002). As transistors are made smaller, the junctions that form the source and drain regions of the transistor must be made shallower to improve the performance and provide sufficient breakdown characteristics. As technologists drive the limits of how shallow a junction can be fabricated, terminology has emerged which calls these aggressive processes as ultra shallow junctions (USJ). Ultra shallow junctions enable faster switching speeds with low leakage and low power requirements. Low energy ion implantation is the most popular technique used at present to fabricate ultra shallow junctions. But as an advanced technology, this technique unable to reduce its limitations such as damage to crystal and transiently enhanced diffusion upon annealing this damage (Fujiwara et al, 2006; Pawlak et al,2002). Since crystal structure is damaged, there is an effect to junction depth (Taehoon Kim,2000; Oh et al, 2004). Many researches have been done to improve the damages. To overcome these limitations, dopant atoms from spin-on glasses (SOG) and in this case is called spin-on dopant (SOD) are used directly onto the silicon substrate before it was diffused by thermal diffusion (Fujiwara et al, 2006). Spin-on dopant technique is an easy and very simple to introduce dopant onto the substrate compared to the other methods such as ion implantation. At the diffusion temperature, the dopants are driven into the silicon. Thermal diffusion is generally applied in device fabrication and the furnace technology will continue to play an important role because of its maturity and economy. Rapid thermal process is also widely considered to be very attractive. The trend in CMOS fabrication towards smaller gate lengths is a permanent challenge for silicon process simulation. In particular, since the miniaturization is intimately related to the fabrication of shallower p-n junctions, the demands for the simulation of the ultra shallow junctions are rapidly increasing.

Simulation Process:

TSUPREM-4, a 2D process simulator from Synopsys Inc is used to model the whole process of junction formation for predicting the characteristics of the junction created by doping of silicon. The default model is applied in this simulation which actually using Fermi level diffusion model. The advantage of this default model is its fast execution. Default model only takes the normal diffusion of dopants into account and point defects are not directly represented.TSUPREM-4 begins a simulation by defining a mesh elements and node points for the calculations. All TSUPREM-4 simulation files are two-dimensional, but the calculations are performed in one dimension as long as the structure has 1D uniformity. This simulation was considered the Y-direction only which the distance of the dopant diffusion into the wafer becomes our main concern. The Y-mesh was established fine enough to obtain appropriate results. The structure is then initialized by defining the INITIALIZE statement determines the initial background doping level of the wafer. All relevant information including resistivity or doping level, impurity, material and crystalline orientation are specified. All the input data are corresponded to wafer specifications available in our laboratory.

There is no spin-on dopant (SOD) diffusion model is available in the TSUPREM-4 software. However, due to the similar diffusion behaviour of impurities from SOD and doped oxide technique, we have simulated the diffusion from SOD similarly to doped oxide model. The SOD is defined by depositing the oxide layer on top of silicon wafer with impurity specified in this layer. The DIFFUSION statement causes annealing to happen. It is common to specify multiple anneal steps in sequence in order to accurately model a specific furnace process(Taurus, 2004). The diffusion process is done in nitrogen ambient. The concern parameters are annealing temperature and time. Two different diffusion processes of practical interest, conventional furnace processing and rapid thermal processing are simulated. In this paper, we investigated the diffusion of boron and phosphorus into n-type and p-type silicon substrates respectively. Program output includes one and two dimensional plots of a specified quantities and extraction of parameters. The relevant parameters that are extracted from this process simulation are junction depth and sheet resistance.

Results and Discussion

The results were discussed separately for boron and phosphorus. Boron Diffusion Conventional furnace

	Time (minutes)	Boron	
Temp (°C)		Xj (nm)	Rs (Ω/sq)
	10	55.2	135
	20	91.2	127
900	30	119.5	122
	60	192.2	110
	10	148.6	116
	20	228.3	104
950	30	291.7	97
	60	426.1	83

Table 1: Junction depth and sheet resistance vs temperature and time.

Figure 1 shows the profiles of boron diffusion into silicon obtained from the simulation. The drive-in process was done at temperature of 900°C in nitrogen ambient. Junction depths and sheet resistances are presented in Table 1. As shown in the table, the shallowest junction is 55.2 nm, obtained by diffusion at 900°C for 10 minutes. Longer processing time and higher annealing temperature produces deeper junction as the dopant atoms acquire more energy to diffuse further into silicon substrate. This indicates that junction depth is strongly dependent on the processing temperature and time. As seen in Figure 1, flat-topped profiles of boron are produced through this simulation. (Willoughby, 1977) showed that increasing the surface concentration changed the profiles from complementary error function to a flat-top shaped. In this simulation, higher concentration of boron was used to match with boron SOD source in laboratory. Hence, the boron profiles in Figure 1 are distorted by high concentration effects.

Figure 2 shows the profiles of boron which the drive-in process was done at 950°C in nitrogen ambient. The shallowest junction produced at this temperature is 148.6 nm achieved from 10 minutes diffusion. This temperature results in deeper junction since the dopant obtains more energy to diffuse to the bottom position. At higher temperature, the dopants move faster into the substrates and will go deeper if the processing time is longer. The sheet resistances are also reasonable and have met the ITRS requirements which require low sheet resistance. Figure 3 shows the dependence of sheet resistance on time and temperature. The sheet resistance gives the estimation of dopant activation level. As shown in Figure 3, the sheet resistances decrease sharply with an increase in processing temperature and time. This behaviour is caused by the diffusion and subsequent

activation of impurity atoms into silicon. The doping level is increased with the increasing of processing temperature. It is also noticed that sheet resistance variation for lower temperature diffusion is greater than higher temperature annealing.



Fig. 1: Boron profile for furnace thermal diffusion done at 900°C.



Fig. 2: Boron profile for furnace thermal diffusion done at 950°C.

Rapid thermal Diffusion:

Figure 4 and 5 show the simulated profiles for boron diffusion into silicon substrate by rapid thermal diffusion in nitrogen ambient. Table 2 represents the obtainable sheet resistances and junction depths through this simulation. According to this table, all the simulated junction depths are considered as ultra shallow junctions since the depths are less than 30 nm. The sheet resistances are also higher than the sheet resistances produced by furnace diffusion.



Fig. 3: Sheet resistance versus time.

Table 2: Sheet resistances and jun	ction depths for rapid thermal diffusio	n.	
		Boron	
Temp (°C)	Time (seconds)	Xj (nm)	Rs (Ω/sq)
	10	3.5	155
	20	5.8	154
900	30	7.7	153
	60	11.7	151
	10	9.3	152
	20	14.2	148
950	30	18.6	144
	60	29.3	141

As expected, the doping level increases with increasing rapid thermal diffusion temperature. The doping level also increases with increasing rapid thermal diffusion duration. The diffusion of boron into the silicon is greater than that in the oxide so the peak boron concentration at the silicon surface decreases with processing time.

By rapid thermal diffusion, boron atoms diffuse to a shallower position if we compared to conventional furnace diffusion because of its processing time which the diffusion was done at shorter time which only done in seconds.



Fig. 4: Boron profile for rapid thermal diffusion done at 900°C.



Fig. 5: Boron profile for rapid thermal diffusion done at 950°C.

Phosphorus Diffusion:

Results of sheet resistances and junction depths obtained through this simulation are listed in Table 3 and 4. Phosphorus has a high solid solubility in silicon. However, phosphorus diffusion under high concentration conditions in silicon is a complex phenomena and shows anomalous behavior as shown in Figure 6 to 9. Typical features of the phosphorus diffusion profile are a transition or kink region followed by a low concentration or tail region. On examination of the concentration versus depth curves of Figure 6 to 9, it is obvious that the results of phosphorus simulation follow the same basic trend as reported by the others. A high concentration region with a sharp drop-off near the surface followed by a kink and finally a tail region are shown in the figures. A kink appears in the profile, the tail component of which penetrates deeper as the surface concentration is raised above 10^{19} cm⁻³. This corresponds to an obvious increase in the diffusion coefficient of an order of magnitude, despite the fact that time and temperature is constant. As shown in Table 3, the shallowest junction for phosphorus diffusion is 81.9 nm for conventional furnace annealing. This shallow junction was obtained by annealing at temperature of 900°C for 10 minutes. But this junction cannot be considered as shallow junction since the depth is more than 50 nm. The sheet resistance for this junction is 189\Omega/sq. This value is considered low. For rapid thermal diffusion, as assumed, the shallowest junction was obtained for structure simulated at 900°C for 10 seconds with its value of 20.8 nm and sheet resistance of 4960/sq.

As boron diffusion, rapid thermal diffusion of phosphorus also produced ultra shallow junctions. But the depths are deeper than boron diffusion and likewise the lateral diffusion is also higher compare to boron (Wakabayashi et al, 2004).

Temp (°C)	Time (minutes)	Phosphorus	
		Xj (nm)	Rs (Ω/sq)
	10	81.9	189
	20	101.7	178
900	30	118.2	171
	60	151.7	161
	10	131.4	168
	20	170.6	158
950	30	199.3	155
	60	261.6	149

Table 3: Sheet resistances and junction depths of phosphorus diffusion for conventional furnace.

Temp (°C)	Time (seconds)	Phosphorus	
		Xj (nm)	Rs (Ω/sq)
	10	20.8	496
	20	27.4	384
900	30	31.2	343
	60	38.1	288
	10	32.8	339
950	20	40.6	280
	30	46.0	254
	60	57.9	219

Table 4: Sheet resistances and junction depths of phosphorus diffusion for rapid thermal.



Fig. 6: Phosphorus profile for furnace thermal diffusion done at 900°C.



Fig. 7: Phosphorus profile for furnace thermal diffusion done at 950°C.



Fig. 8: Phosphorus profile for rapid thermal diffusion done at 900°C.



Fig. 9: Phosphorus profile for rapid thermal diffusion done at 950°C.

Conclusions:

An ultra high shallow junction of < 30nm was demonstrated through thermal diffusion from spin-on dopants into silicon by simulation using TSUPREM-4 from Synopsys Inc to determine the junction depth and the sheet resistance in order to fulfill the standard semiconductor device design requirements, the study revealed that Phosphorus has a high solid solubility in silicon. However, phosphorus diffusion under high concentration conditions in silicon is a complex phenomenon and shows anomalous behavior, As boron diffusion, rapid thermal diffusion of phosphorus also produced ultra shallow junctions. But the depths are deeper than boron diffusion and likewise the lateral diffusion is also higher compare to boron The process flow and the parameters used in this simulation can be applied to fabricate the actual source drain junction in laboratory since the

dopants profiles are matched to the profiles obtained by the other previous work the shallowest junction produced by rapid thermal diffusion technique. As expected, dopant diffuses to a deeper position by conventional furnace than rapid thermal annealing. This is caused by the longer processing duration for conventional furnace compared to rapid thermal system. Though rapid thermal system provides a highly controlled environment that is very difficult to achieve in conventional furnace.

Acknowledgments

The authors wish to thank Universiti Malaysia Perlis (UniMAP), Ministry of Science, Technology & Innovation (MOSTI) and Ministry of Higher Education for giving the opportunities to do this research in the Micro & Nano Fabrication Lab for providing us facilities to carry out this research. The appreciation also goes to all the team members in the Institute of Nanoelectronic Engineering especially in the Nano Biochip Research Group.

References

- Akira Fujiwara, Hiroshi Inokawa, Kenji Yamazaki, Hideo Namatsu and Yasuo Takahashi, Neil M. Zimmerman and Stuart B. Martin, 2006. Single electron tunneling transistor with tunable barriers using silicon nanowire metal-oxide-semiconductor field-effect transistor. J. of A. Physics letters, 88: 053121.
- Hitoshi Wakabayashi, Tatsuya Ezaki, Toshitsugu Sakamoto, Hisao Kawaura, Nobuyuki Ikarashi, Nobuyuki Ikezawa, Mitsuru Narihiro, Yukinori Ochiai, Takeo Ikezawa, Kiyoshi Takeuchi, Toyoji Yamamoto, 2006. Characteristics and Modeling of Sub-10-nm Planar Bulk CMOS Devices Fabricated by Lateral Source/Drain Junction Control, IEEE Transactions on Electron Devices, 53(9).
- Hokazono, K. Ohuchi, M. Takayanagi, Y. Watanabe, S. Magoshi, Y. Kato, T. Shimizu, S. Mori, H. Oguma, T. Sasaki, H. Yoshimura, K. Miyano, N. Yasutake, H. Suto, K. Adachi, H. Fukui, T. Watanabe, N. Tamaoki, Y. Toyoshima and H. Ishiuchi, 2002. "14 nm gate length CMOSFETs utilizing low thermal budget process with Poly-SiGe and Ni Salicide," in *IEDM Tech. Dig.*, pp: 639-642.
- Jihun, Oh, Kiju Im, Chang-Geun Ahn, Jong-Heon Yang, Won-ju Cho, Seongjae Lee and Kyoungwan Park, 2004. Ultra Shallow and Abrupt N⁺P Junction Formations on Silicon-on-Insulator by Solid Phase Diffusion of Arsenic from Spin-on-Dopant for Sub-50nm Si Metal-Oxide-Semiconductor Devices. Materials Science and Engineering, B110: 185-189.
- Pawlak, B.J., R. Lindsay, R. Surdeanu, P. Stolk, K. Maex and X. Pages, 2002. Optimizing P-type Ultra-Shallow Junctions for the 65nm CMOS Technology Node. 14th Int. Conf. On Ion Implantation Technol. IIT 2002, pp: 1-5. September 22-27.
- Taehoon Kim, 2000. Fabrication of Sub-0.1 MicrometerField Effect Transistor Using Rapid Thermal Diffusion fromDoped Spin-on Glass. PhD Dissertation, University of Arizona State.

Taurus TSUPREM-4 User Guide Version v-w-2004.09 Synopsys Inc.

Wakabayashi, H., M. Ueki, M. Narihiro, T. Fukai, N. Ikezawa, T. Matsuda, K. Yoshida, K. Takeuchi, Y. Ochiai, T. Mogami and T. Kunio, 2002. "Sub- 50-nm physical gate length CMOS technology and beyond using steep halo," *IEEE Trans. Electron Devices*, 49(1): 89-95.

Willoughby, A.F.W., 1977. Interactions between sequential dopant diffusions in silicon – A review J. Phys. D: Appl. Phys., 10: 455-480.