

DESIGN, SIMULATION AND PROCESS DEVELOPMENT FOR SOI SINGLE-ELECTRON TRANSISTOR (SET) FABRICATION

AMIZA BINTI RASMI
0430110001

A thesis submitted in fulfillment of the requirements for the degree of Master of Science (Microelectronic Engineering)

School of Microelectronic Engineering
KOLEJ UNIVERSITI KEJURUTERAAN UTARA MALAYSIA

ACKNOWLEDGEMENTS

The journey towards the completion of this thesis was full of unexpected challenges and it is almost impossible to complete this thesis single handedly without the help and support of others. I would like to give my heartfelt thanks to everyone who has provided me with such support.

First of all, I would like to acknowledge and express the greatest gratitude to the best responsible and supportive supervisor, Assoc Prof. Dr Uda Hashim, for his encouragement, non-stop guidance and brilliant advice throughout this whole project. His invaluable knowledge and suggestion had developed and grown up my experience and my skills in this nanotechnology held.

My thanks extend to my co-supervisor, Dr. Roslina Sidek from Universiti Putra Malaysia (UPM) for her valuable knowledge in simulation and support for this project. I wish to express my partitude for the benefits that I have gained from conversations with the other members of the IRPA Single-Electron Transistor (SET) Group. I would also like to thank to Mr. Gary Chin from Trans-Dist Engineering Sdn. Bhd. for providing the financial support during this project.

Special thanks go to my friends especially for Shaffiz, S Niza, Nuzaihan, Hamidah, Faiz, Nik Hazura, Sutikno, Noraini, Hasnizar, and lab technicians who always understand and their great help during the process to complete this project.

Last but not least, endless thanks to my parents, my sister, and my brothers, who gave the fully moral and financial support to fulfill and accomplish this project.

Thanks to Almighty ALLAH.

TABLE OF CONTENTS

CHAPTER		TITLE CNOWLEDGEMENTS TRAK TRACT CLE OF CONTENTS TOF TABLES COFFIGURES DSSARY OF ABBREAVATION	PAGES
		alco	
	ACK	CNOWLEDGEMENTS	ii
	ABS	TRAK	iii
	ABS	TRACT	iv
	TAB	LE OF CONTENTS	,
	LIST	T OF TABLES	vii
	LIST	r of figures	i
	GLC	DSSARY OF ABBREAVATION	xiv
	LIST	T OF APPENDIX	x
		X [©]	
	Nis		
1.0	INT	RODUCTION	1
	1.1	An Introduction to Semiconductor Devices	1
	1.2	Single-Electron Technology: History and Recent	
		Developments	3
	1.3	Problem Aspire	4
	1.4	Research Objectives	5
	1.5	Research Scopes	6
	1.6	Dissertation Outline	

2.0	LITE	ERATURE REVIEW	8
	2.1	Introduction	8
	2.2	Single-Electron Transistor (SET)	10
		2.2.1 Principles of Operation	13
	2.3	Theory of Single-Electronics	15
	2.0	2.3.1 The Coulomb Blockade Effects	15
		2.3.2 The Orthodox Theory	
	2.4	Single-Electron Transistor (SET) Material	19
	2.4	2.4.1 Introduction of Silicon-on-Insulator (SOI)	22
		2.4.2 What is Silicon-on-Insulator (SQI)	23
			23
	2.5	The state of the s	25
	2.3	Summary	26
3.0	SINC	GLE-ELECTRON TRANSISTOR (SET) MASK	
	DES		28
		cie de la companya della companya de	
	3.1	Introduction	28
	3.2	Software Description	29
	3.3	Design Methodology	30
	3.4	Result and Discussion	33
	3.5	Summary	39
4.0	SINC	GLE-ELECTRON TRANSISTOR (SET) FABRICAT	ION
		CESS FLOW DEVELOPMENT	40
	4.1	Introduction	40
	4.2	The Process Flow Development	42
		4.2.1 Starting Material	43
		4.2.2 Wafer Cleaning Process	44
		4.2.3 Material Deposition	45
		4.2.4 Source/Drain and Nanowire Formation	46
		4.2.5 Thermal Oxidation Process	50
		4.2.6 Polysilicon Deposition	51

		4.2.7 Polysilicon Gate Formation	52
		4.2.8 Source/Drain Implantation	56
		4.2.9 Contact Formation	57
		4.2.10 Metal Deposition and Formation	59
		4.2.11 Annealing and Alloying Process	61
	4.3	Expected Results and Discussion	62
	4.4	Summary	64
5.0	SING	LE-ELECTRON TRANSISTOR (SET) PROCESS	
		CESS AND DEVICE SIMULATION	65
		11/20	
	5.1	Introduction Simulation Tools 5.2.1 Taurus TSUPREM-4. 5.2.2 Taurus Medici	65
	5.2	Simulation Tools	66
		5.2.1 Taurus TSUPREM-4 . 6	68
		5.2.2 Taurus Medici	70
	5.3	Simulation Methodology	71
		5.3.1 Mask Layout Design	71
		5.3.2 Process Simulation and Device Simulation	73
	5.4	Result and Discussion	76
		5.4.1 Mask Layout	76
		5.4.2 Process Simulation	81
		8.4.3 Device Simulation	91
	5.5	Summary	99
6.0	CON	CLUSION	101
	6.1	Introduction	101
	6.2	Conclusion	102
	6.3	Project Problems	103
	6.4	Recommendation	104
REFERENC	EC		
EKENC	ES		105
APPENDICI	ES		118

vii

LIST OF FIGURES

FIGURES	An illustration of Moore's Law The pure 2 of the	PAGES
	COX	
Figure 1.1	An illustration of Moore's Law. The number of the	
	transistors decreases every year	2
Figure 2.1	Gate length of MOSFETs predicted in International	
	Technology Roadmap for Semiconductors	8
Figure 2.2	Schematic structure and equivalent circuit of a	
	single-electron transistor (SET)	11
Figure 2.3	Comparison of the (a) MOSFETs and (b) a silicon-based	
	single-election transistor (SET)	11
Figure 2.4	Transfer of electrons is (a) one-by-one in Single Electron	
	Transistor (SET), which is in contrast with (b) conventional	
\alpha	MOSFET where many electrons simultaneously participate to	
	the drain current	12
Figure 2.5	Single-electron transistor (SET) circuits	13
Figure 2.6	Drain current versus input gate voltage characteristics of a SET	14
Figure 2.7	Circuit diagram of single-island double tunnel junction SET	16
Figure 2.8	Electrical characteristics of the Coulomb blockade	17
Figure 2.9	Geometry of a nanoscale SOI SET with charge density	
	iso-surface	19
Figure 2.10	Schematic structure of Silicon-on-Insulator (SOI)	24
Figure 2.11	Low-power transistor with SOI technology	25
Figure 3.1	The rectangular was designed with size $0.400 \mu m$ in GDSII	
	Editor Window	31

Figure 3.2	Alignment mark	32
Figure 3.3	Flow chart of mask design steps	32
Figure 3.4	The source and drain mask was designed using ELPHY	
	Quantum GDS II Editor Offline Software	33
Figure 3.5	The source and drain mask. (a) Structure dimension with	
	channel or commonly called nanowire, (b) Layout 1: Source	
	and drain, (c) Cross-section image for source and drain	
	structure after lithography process	34
Figure 3.6	Polysilicon gate mask designed using ELPHY Quantum	
	GDS II Editor Offline Software	35
Figure 3.7	The polysilicon gate mask. (a) Structure dimension	
	(b) Layout 2: Layout 1 and gate, (c) Cross-section image for	
	polysilicon gate structure after lithography process	35
Figure 3.8	Contact mask designed via the Offline Software	36
Figure 3.9	The contact mask. (a) Structure dimension (b) Layout 3: Layout 2	
	and contact, (c) Cross-section image for contact structure after	
	lithography process	36
Figure 3.10	Metallization mask designed using ELPHY Quantum GDS II	
	Editor Offline Software	37
Figure 3.12	The metallization mask. (a) Structure dimension	
	(b) Layout 4: Layout 3 and metal, (c) Cross-section image for	
×	metallization structure after lithography process	38
Figure 3	Complete mask layout designed via the Offline Software	38
Figure 4.1	Wafer cleaning process	44
Figure 4.2	4 inch wafer is scribed to 1 inch size	44
Figure 4.3	Wafer after the cleaning process	45
Figure 4.4	Deposition of 30 nm thick silicon oxide layer	45
Figure 4.5	Deposition of 40 nm amorphous silicon layer	46
Figure 4.6	The PMMA resist coating on the amorphous silicon layer	46
Figure 4.7	Mask 1 – Source and drain mask	47
Figure 4.8	Soft bake of the PMMA resist on the amorphous silicon layer	47
Figure 4.9	The PMMA resist on the amorphous silicon layer is exposed	
	using e-beam lithography	48
Figure 4.10	The Mask 1 pattern is transferred on the PMMA resist after	

	complete the e-beam lithography process	48
Figure 4.11	The three dimensional device structure after etching the	
	amorphous silicon layer and oxide layer	49
Figure 4.12	The three-dimensional device structure after removed the	
	PMMA resist and amorphous silicon layer	49
Figure 4.13	The three-dimensional image of source and drain regions,	
	and silicon nanowire after the etching process	50
Figure 4.14	The thermal oxidation process on the superficial silicon layer	50
Figure 4.15	The cross - section structure after thermal oxidation process	51
Figure 4.16	The hatched regions of the silicon layer	51
Figure 4.17	The cross – section structure after deposition of polysilicon	52
Figure 4.18	The PMMA resist coating on the polysilicon layer	52
Figure 4.19	Mask 2 – Polysilicon gate mask	53
Figure 4.20	Soft bake of the PMMA resist on the polysilicon layer	53
Figure 4.21	The PMMA resist on the polysilicon layer is exposed	
	using e-beam lithography	54
Figure 4.22	The Mask 2 pattern is transferred on the polysilicon layer	
	using e-beam lithography process	54
Figure 4.23	The polysition gate layer is defined on the oxide layer	55
Figure 4.24	The cross section structure after stripping the oxide layer	55
Figure 4.25	The three-dimensional structure of the polysilicon gate on	
Z	the gate oxide layer	55
Figure 4.26	The cross-section structure after implantation process	56
Figure 4.27	The three-dimensional structure after the implantation	
	Process	56
Figure 4.28	The cross-section of the structure after growth the thin	
	oxide layer	57
Figure 4.29	Mask 3 – Contact mask	57
Figure 4.30	The PMMA resist is coated onto the wafer surface for the	
	next lithography processes	58
Figure 4.31	The cross-section structure after removed the unmasked region	58
Figure 4.32	The cross-section structure after removed the PMMA	
	resist layer	58
Figure 4.33	The cross-section structure after deposition of aluminum layer	59

Figure 4.34	The PMMA resist is coated onto the aluminum layer	59
Figure 4.35	Mask 4 – Metal mask	60
Figure 4.36	The cross-section structure after removed the unmasked of	
	aluminum region	60
Figure 4.37	The cross – section structure after stripping the PMMA resist	61
Figure 4.38	The three-dimensional image of the final structure of SET device	61
Figure 4.39	The annealing process for SET device	62
Figure 4.40	The three-dimensional image of SET structure	63
Figure 5.1	Taurus Layout main window	72
Figure 5.2	Mask layout design flow	73
Figure 5.3	TWB Experiment window for process and device simulation	74
Figure 5.4	The process and device simulation flow	74
Figure 5.5	Source layer designed using Taurus Layout	77
Figure 5.6	Poly layer designed using Taurus Layout	77
Figure 5.7	Contact layer designed using Tourus Layout	78
Figure 5.8	Metal layer designed using Taurus Layout	79
Figure 5.9	Mask layout for SET amulation designed using Taurus Layout	79
Figure 5.10	Linear cut for two dimensional simulation	80
Figure 5.11	Rectangular cut for three-dimensional simulation	80
Figure 5.12	The mesh for initialize structure	81
Figure 5.13	Cross section view of the initialize structure with boron doped	82
Figure 5.14	Goss-section view of the device structure after deposition	
	BOX layer and silicon layer	83
Figure 5.15	The mesh structure of silicon layer, BOX layer and silicon layer	83
Figure 5.16	Cross-section view of the structure after the deposition of	
	oxide layer	84
Figure 5.17	The two-dimensional structure of source mask after etching	
	process from front view	85
Figure 5.18	The two-dimensional structure of source mask after etching	
	process from the side view	85
Figure 5.19	The two-dimensional device structure after thermal oxidation	
	process	86
Figure 5.20	Polysilicon gate formation on the gate oxide layer	87
Figure 5.21	Structure of arsenic implantation and drive-in process in source	

	and drain regions and polysilicon gate	88
Figure 5.22	The two-dimensional structure after patterning the contact holes	89
Figure 5.23	Cross-section view of the device structure after completion of	
	metallization process	89
Figure 5.24	Final meshes for the SET structure	90
Figure 5.25	Drain current, ID as a function of the gate voltage, VG	91
Figure 5.26	Drain current, ID as a function of the gate voltage, VG at various	
	dusta automorphy X	95
Figure 5.27	Drain current, I _D as a function of the drain voltage, V _D at various	95
Figure 5.28	Drain current, ID as a function of the drain voltage D at various	
	gate voltages, V _G	97
Figure 5.29	The I - V characteristics for different values of the gate voltage	
	at 300 K [68].	97
Figure 5.30	Three dimensional structure of SET device	98
Figure 5.31	Device temperature	99
	xe and the second secon	
	Xe Comments	
	No.	
	.5	
	Khis	
(C)	Three dimensional structure of SET device Device temperature	

GLOSSARY OF ABBREVIATION

		Single-electron transistor Charging energy (Joule) Capacitances (F) Resistance (Ohm) Power (Watt) Silicon
SET	=	Single-electron transistor
Ec	=	Charging energy (Joule)
C	=	Capacitances (F)
R	=	Resistance (Ohm)
P	=	Power (Watt)
Si	=	Silicon
SiO ₂	=	Silicon dioxide
SOI	=	Silicon-on-insulator
V_{TH}	=	Threshold oltage (V)
I_D	==	Drain current (A)
V_{G}	=	Oate voltage (V)
V_D	=. X	CDrain voltage (V)
T	(A)	Temperature (K)
e	=	Electron charge (Coulomb)
TCAI) =	Technology computer aided design

LIST OF APPENDIX

APPENDIX	Publication Input File Simulation	PAGES
A	Publication	118
В	Input File Simulation	134
С	SET Process Flow Development	141
	Publication Input File Simulation SET Process Flow Development	

ABSTRAK

Transistor Elektron Tunggal (SET) adalah salah satu daripada nanoteknologi yang berkebolehan dan berbeza dari segi saiz peranti yang sangat keci dan pembuangan kuasa yang rendah. Tesis ini menerangkan mengenai rekabentuk topeng SET, pembangunan proses aliran SET, dan simulasi proses dan peranti SET. Rekabentuk topeng SET mengandungi empat peringkat topeng iaitu topeng saur dan sumber, topeng get, topeng tingkap, dan topeng logam. Topeng-topeng ini direkabentuk dalam saiz nanometer (10-9 m) menggunakan ELPHY Quantum GDS H Editor Software. Topeng salir dan sumber dihubungkan dengan dawai nano yang efetak di antara bahagian salir dan sumber. Dawai nano ini direkabentuk dengan 1000nm panjang dan 10 nm lebar. Proses aliran yang mengandungi detail parameter pula dibangunkan untuk simulasi proses dan peranti SET. Proses aliran SET ini mengandungi sepuluh proses modul iaitu proses pembersihan wafer, pemendapan bahan, pembentukan salir/sumber dan dawai nano, pengoksidaan haba, pemendapan polysiticon, pembentukan get polysilicon, resapan salir/sumber, pembentukan tingkap, pemendapan dan pembentukan logam, dan akhir sekali proses pemanasan dan aloi. Alat simulasi Synopsys TCAD telah digunakan untuk melakukan simulasi proses dan peranti SET. Keputusan dari simulasi proses dan peranti menunjukkan bahawa transistor elektron tunggal yang mana dawai nano telah direkabentuk dengan 100 nm panjang dan 10 nm lebar beroperasi pada suhu bilik (300 K) dengan kapasitans adalah 0.4297 x 10⁻¹⁸ F dan tenaga pengecasan adalah 186.4 meV.

ABSTRACT

Single-electron transistor (SET) is one of the promising nanotechnologies and distinguished by a very small device size and low power dissipation. This project explains the SET mask design, SET process flow development, and SET process and device simulation. The SET mask design consists of four level masks namely source and drain mask, polysilicon gate mask, contact mask, and metal mask. These masks were designed in nanometer (10-9 m) size using ELPHY Quantum CDS II Editor Software. The source and drain mask is connected by a nanowire placed between source and drain regions. The nanowire is designed with dimension of approximately 100 nm long and 10 nm wide. The process flow which includes the deailed parameters is developed for SET process and device simulation. This process flow consists of ten process modules include wafer cleaning process, material deposition, source/drain and nanowire formation, thermal oxidation, polysilicon deposition, polysilicon gate formation, source/drain implantation, contact formation, metal deposition and formation, and finally annealing and alloying process. The spropsys TCAD simulation tools are utilized in SET process and device simulation work. The process and device simulation result shows that the single-electron transistor design with a 100 nm length and 10 nm width of the nanowire is working at room temperature (300 K) operation with a capacitance 0.4297 x 10⁻¹⁸F and a charging energy 186.4 meV.

CHAPTER I

INTRODUCTION

1.1

An Introduction to Semiconductor Devices in deep-submicronos technologies have Recent advances in deep-submicron complementary metal-oxide semiconductor (CMOS) technologies have made it possible to load a small Silicon (Si) chip with an enormous number of transistors, However, the power consumption of the chip increases due to the increased number of transistors [1, 2]. This will limit the integration scale because the power consumption will go beyond the cooling limit [1].

Gordon Moore, the co-founder of Intel Corporation, noted that the number of transistors on a chip roughly doubled every 18 months [3]. A consequence of this doublings that the individual feature sizes of the electronic components decreases every year (Figure 1.1). Another consequence of Moore's Law is that as transistors get smaller they contain fewer and fewer electrons.

According to the latest roadmap for the microelectronics industry, chips containing one billion transistors and operating with a clock cycle of a billionth of a second will be on the market just a few years into the new millennium. Christopher Wasshuber, a Texas Instruments (TI) scientist said that, in the next 15 years the industry will reach a point where it can no longer scale metal-oxide semiconductor (MOS) fieldeffect transistors (FETs) any more [6]. "We'll have to do something different if we want to continue Moore's Law and continue to shrink these devices and make them cheaper and faster with low power and so on [7]."




Figure 1.1: An illustration of Moore's Law [4, 5]. The number of the transferors decreases every year.

Nowadays, single electron devices (SEDs) [2, 8-9] are believed to be one of the top-candidates to replace standard complementary metal-oxide semiconductor field-effect transistor technology at the end of the conventional semiconductor roadmap. SEDs are drawing a lot of attention for future large-scale integration because of its low-power fature and small size [10].

Among various single-electron devices, the single-electron transistor (SET) [11-15] is the most fundamental. Christopher Wasshuber, a Texas Instruments scientist said that, it is starting to look viable for CMOS to continue to play a major role by providing a traditional system interface to millions of radically smaller, lower power, single electron transistors [16]. The functionality of these transistors (SET) is different and higher than with MOSFET. "I can do more with these than I can with 20 MOSFETs. I can put more functionality into a smaller area for lower power and lower cost," said Wasshuber [6].

In addition, SET is believed to be able to replace standard MOSFETs in the nano scale regime. SET can potentially take the industry all the way to the theoretical limit of electrons for computing applications by allowing the use of a single electron to represent a logic state. SET, currently being investigated by many research groups as possible devices for ultra-high density, low-power information processing or storage systems [1-2, 10]. Therefore, the development of SET needs to consider all type of aspect which is comfortable for microelectronic industry.

1.2 Single-Electron Technology: History and Recent Developments

Single-electron technology is based on controlling the transport of individual electrons. The importance of charging effects due to individual electrons was recognized in 1951 by Gorter [17]. This phenomenon is known today as Coulomb blockade. In 1987, Likharev had proposed a single-electron transistor (SET) in which the tunneling of electrons can be controlled by a bias applied at the centre electrode [15].

The first SET was experimentally demonstrated by Fulton and Dolan [18] and single-electron charging effects were observed. Dolan [19] developed the double shadow evaporation technique and its variations are untill today the most prevalent ones to manufacture single-electron devices in metallic material systems (mainly Al/ Al₂O₃).

The pioneering work on silicon (Si) SET was done in 1989 by Scott-Thomas et al [20, 21], which also reported the first observation of Coulomb blockade oscillation in semiconductors. The observed Coulomb blockade oscillation in conductance was attributed to Si islands unintentionally formed in a narrow one-dimensional channel in a double-gate Si MOSFET.

In 1991, similar characteristics were observed in a double-gate Si MOSFET with a point contact [22]. Before that, in 1990, Meirav et al [23] reported on a SET fabricated with a GaAs/AlGaAs two-dimensional electron gas system. The operating temperature

of these early-era SET was below 1 K because the Coulomb blockade islands were not small enough.

Ono et al [24] used a technique called pattern dependent oxidation (PADOX) to make a small silicon SET. These SET had junction capacitances of about 1 aF and a charging energy, E_C of 20 meV. Postma et al [25] made a SET that operates at room temperature by using an AFM to buckle a metallic carbon nanotube in two places. The total capacitance achievable in this case is also about 1 aF.

Pashkin et al [26] fabricated Al/Al₂O₃ SET by means of angled evaporation, a technique that is commonly used for metal SET using e-beam lithography with an aluminum island that had a diameter of only 2 nm. They developed an oxidation process to shrink the island and reported E_C of 115meV, junction capacitance of 0.7 aF and operated at room temperature. Matsumoto et al [27] fabricated SET with Ti/TiO_x systems. They employed an atomic-force-microscope (AFM) based oxidation technique to define islands and achieved E_C of a few tens of meV.

A promising way to further reduce the island size is to use a two-dimensional silicon-on-insulator (SOI) layer of separation-by-implanted-oxygen (SIMOX) or bonded wafers, instead of bulk silicon wafers. The use of SOI wafers in SET fabrication was first reported by Alicand Ahmed [28]. In a more recent study, SET operating at room temperature has been fabricated in a process which is compatible with silicon technology [29]. This dissertation reviewing the background of SET, designing of SET masks, SET process flow development, and demonstrate SET process and device simulations.

1.3 Problems and Parameters

In the past several decades, many companies in Malaysia and also in other parts of the world have been involved in semiconductor industry especially in producing the transistors as the main components for computation and communication. Indeed, these transistors are transferring millions of electrons at a time on single semiconductor chips, whereas the power consumption of the chip increases as the number of transistor increases [3, 4-5].

Additionally, the current size of circuit components in the conventional microelectronic industry is around 0.13 µm [3]. However, this size is not too small since the current semiconductor technologies are focused towards on device dimensions down to or even below 10 nm. At the end of the semiconductor roadmap, devices with 10 nm gate length should become commercially available.

To overcome this problem, SET's are being investigated by many scientists and researchers. In this research, the development of SET is to help the microelectronic industry to decrease power consumption and device dimensions for the higher devices performance. Basically, SET has only one electron beneath the gate at any given time whereas CMOS transistors still operate with mandreds electrons at any given time underneath the gate [7, 16].

Therefore, the development of SET needs to consider all type of aspects which are comfortable for the microelectronics industry. Meanwhile, the SET structure must be in a nano scale regime (smaller size), low power consumption and also operate at room temperature. These three requirements can be achieved from the SET mask design using ELPHY Quantum GDS II Editor Software and SET process and device simulations using Synopsys TCAD simulation tools. The difficulty of doing the process and device simulations of SET will be taken as a challenge in this project.

1.4 Research Objectives

This research consists of three main objectives which are:

- To design a mask for single-electron transistor using ELPHY Quantum GDS II Editor Software.
- To develop process module for silicon-on-insulator (SOI) single-electron transistor simulation and fabrication.
- 3. To do process and device simulation using Synopsys TCAD tools.

1.5 Research Scopes

The SET which is being investigated covers the following scopes:

- Reviewing the theoretical aspects of the single-electron transistor such Coulomb blockade effects and orthodox theory.
- 2. Designing masks for single-electron transistor namely ource and drain mask, polysilicon gate mask, contact mask, and metal mask.
- 3. Developing and integrating the process modules for single-electron transistor simulation and fabrication which include cleaning, material deposition, source/drain and nanowire formation thermal oxidation, polysilicon deposition, polysilicon gate formation, source/drain implantation, contact formation, metal deposition and formation, and annealing and alloying process.
- 4. Performing the process simulation for single-electron transistor to get device structure and device parameter, and device simulation to obtain the device characteristics.

1.6 Dissertation Outline

A brief outline of the objectives and scopes of this project had been given in the preceding pages. In the following pages, the project is broken down to the chapters as given following this.

In Chapter II, the subject matter of single-electron transistor (SET) is introduced. Here a SET structure and its equivalent circuit, and also operation principle of SET is presented. Then, the theoretical background of SET which is Coulomb blockade effects and orthodox theory is briefly discussed. This chapter ends up with discussion about silicon-on-insulator (SOI) which is utilized as a starting material for SET.

Chapter III discuss on the mask design for single-electron transistor (SET). Explanation on the design methodology using ELPHY Quantum GDSII Editor Software and its result is covered.

Chapter IV explains and describes the process module development of SET prior SOI SET fabrication. This process module will be used for SET simulation (for both process and device) and also for actual SET fabrication.

Chapter V presents the simulation of SET that includes process and device simulation by using the Synopsys TCAD tools. First, the methodology of the experiment is presented and followed by the simulation results which are based on this tool. The Taurus TSUPREM-4 is employed as a process simulator whereas the Taurus Medici is used as a device simulator.

Chapter VI summarizes the overall scope of the project. The suggestion for future developments is also included.

CHAPTER II

LITERATURE REVIEW

2.1 Introduction

* Red by original copyright

wice Scaling down of electronic device sizes has been the fundamental strategy for improving the performance of Dra-large-scale integrated circuits (ULSIs). Metal-oxidesemiconductor field-effect transistors (MOSFETs) have been the most prevalent electron devices for ULSI applications, and thus the scaling down of the sizes of MOSFETs [9] has been the basis of the development of the semiconductor industries for the last 30 years.

The most authoritative industrial forecast, the International Technology Roadmap for Semiconductors [30] predicts that this exponential (Moore's Law) progress of silicon MOSFETs and integrated circuits will continue at least for the next 15 years [31].

Figure 2.1 shows predicted features sizes of transistors. Within 15 years, the device size will be on the nanometer order [30]. However, higher levels of integration produce greater power dissipation in a small silicon chip. Even now, the power consumption of some microprocessor chips used in personal computers is more than 50W [32].




Figure 2.1: Gate length of MOSFETs predicted in International Technology Roadmap for Semiconductors [30].

Currently, several tentative technologies are investigated in order to overcome the problems arising from scaling device dimensions (transistor gate length L) down to or even below 10 nm [31-35]. Eventually it makes device to be extremely difficult to fabricate and to achieve high performance another difficulty in current large-scale integration circuits (LSIs) is increasing power dissipation in a small silicon chip [10].

However, if the minimum feature size is reduced below ~10 nm, quantum mechanical effects such as tunneling affect device performance significantly [14]. The scaling down of devices also leads to a reduction in the number of electrons available for digital switching operations. However, a continuous success in device scaling is necessary for the further development of the semiconductor industries in the coming years.

Especially, single-electron devices (SEDs) [2, 8-9] are believed to be able to replace standard MOSFETs in this nanoscale regime. SEDs is drawing a lot of attention for future large-scale integration because of its low-power nature and small size [10, 32]. Besides, SEDs are the key to minimizing power consumption because they can control the transfer

of individual electrons [32, 36-38] based upon the Coulomb blockade effect will be discussed in the next section.

In addition to their low-power nature, SEDs have a rather simple operation principle. The operation principle is basically guaranteed even when device size is reduced to the molecular level. Additionally, their performance improves as they become smaller [2]. These properties are quite beneficial for large-scale integration. Furthermore, SEDs can work not only as simple switches, but also have high functionality. Therefore, these special features should be exploited to achieve high performance and lower power dissipation. Original copy

2.2 Single-Electron Transistor (SET)

"The Smaller We Are, The Better We Perform." That is the siren song of SEDs, in which electrons skip on and off quartum dots or tunnel through barriers thought impenetrable in the world of classical physics [39]. The SEDs are the ultimate low-power consumption device because, as the name implies, they operates on just a single electron based on the Coulomb blockade and quantum size effect [40].

The most fundamental three-terminal SEDs are called single-electron transistor (SET) [12-13, is]. SET is always three-terminal devices with gate, source, and drain, unlike quantum dots (QDs) and resonant tunneling devices (RTDs) which may be two terminal devices without gates [11]. The SET is expected to be a key device for future extremely large-scale integrated circuits because of its ultra-low power consumption and small size. The schematic structure of SET is shown in Figure 2.2.