Vithyacharan Retnasamy

DSpace/Manakin Repository


Vithyacharan Retnasamy


This page provides access to research works by Vithyacharan Retnasamy, currently a Senior Lecturer of School of Microelectronic Engineering, Universiti Malaysia Perlis (UniMAP).


Skills and Expertise: Semiconductor Packaging Process Optimization, Machine Parameter Optimization, Microfabrication Process Optimization, Design of Experiments-Full facorial, Industrial Engineering, Manufacturing Engineering, Polymers & Microfluidics, GaN, Nanoelectronics, Microelectronics and Semiconductor Engineering

Recent Submissions