Browsing The Library by Subject "Integrated logic circuits"

Now showing items 1-1 of 1

    • A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree 

      Hasliza, A. Rahim@Samsuddin; Ab Al-Hadi, Ab Rahman; Andaljayalakshmi, G.; R. Badlishah, Ahmad; Wan Nur Suryani Firuz, Wan Arrifin (Institute of Electrical and Electronics Engineers (IEEE), 2008-05-13)
      This paper proposes an optimization approach for macro-cell placement which minimizes the chip area size. A binary tree method for non-slicing tree construction process is utilized for the placement and area optimization ...