Browsing School of Computer and Communication Engineering (FYP) by Subject "Systolic approach"
Now showing items 1-2 of 2
-
Enhance FIR implementation on FPGA using Systolic approach for fast processing and better throughput
(Universiti Malaysia Perlis (UniMAP)School of Computer and Communication Engineering, 2015-06)This project is about enhancing FIR filter using systolic approach for faster processing and better throughput. In signal processing, FIR filter is a filter whose impulse response is of finite duration because it settles ... -
Enhance IIR implementation on FPGA using systolic approach for fast processing and better throughput
(Universiti Malaysia Perlis (UniMAP)School of Computer and Communication Engineering, 2015-06)IIR implementation using systolic approach is for executing thickly pipelined bit parallel IIR filter are exhibited. The crucial issue of this project is system latency in sequential execution. Latency means delay between ...