Now showing items 1-1 of 1

    • 8-bits X 8-bits modified Booth 1’s complement multiplier 

      Norafiza Salehan (Universiti Malaysia PerlisSchool of Microelectronic Engineering, 2007-05)
      With advances in technology, many researchers have tried and are trying to design multipliers which offers either of following – high speed, low power consumption, regularity of layout and hence less area or even combination ...