

**DEVELOPMENT OF SOA-MZI BASED LOGIC GATES AND ALL-  
PHOTONIC FLIP FLOP OPERATION**



by

**MOHD. AZARULSANI B. MD. AZIDIN**

**(1130110660)**

A thesis submitted in partial fulfillment of the requirements for the degree of  
Master of Science (Microelectronic)

**SCHOOL OF MICROELECTRONIC ENGINEERING  
UNIVERSITI MALAYSIA PERLIS**

**2017**

# UNIVERSITI MALAYSIA PERLIS

## DECLARATION OF THESIS

Author's full name : Mohd. Azarulsani b. Md. Azidin  
Date of birth : 9 April 1983  
Title : Development of SOA-MZI based Logic Gates and All-Photonics Flip Flop Operation  
Academic Session : January 2012

I hereby declare that this thesis becomes the property of Universiti Malaysia Perlis (UniMAP) and to be placed at the library of UniMAP. This thesis is classified as:

- CONFIDENTIAL** (Contains confidential information under the Official Secret Act 1972)
- RESTRICTED** (Contains restricted information as specified by the organization where research was done)\*
- OPEN ACCESS** I agree that my report is to be made immediately available as hard copy or on-line open access (full text)\*

I, the author, give permission to the UniMAP to reproduce this thesis in whole or in part for the purpose of research or academic exchange only (except during a period of \_\_\_\_\_ years, if so requested above).

Certified by:

\_\_\_\_\_

**SIGNATURE**

\_\_\_\_\_

**(NEW IC NO. / PASSPORT NO.)**

Date : \_\_\_\_\_

\_\_\_\_\_

**SIGNATURE OF SUPERVISOR**

\_\_\_\_\_

**NAME OF SUPERVISOR**

Date : \_\_\_\_\_

**\*NOTES:** If the thesis is CONFIDENTIAL or RESTRICTED, please attach with the letter from the organization with period and reasons for confidentiality or restriction.

## ACKNOWLEDGEMENT

In the name of Allah, the most Gracious and the most Merciful.

All praises to Allah SWT for lending me the time, strength and blessings in completing my Masters research journey. The journey was like a roller coaster; full with ups and downs but with the help and guidance from my supervisors, lecturers, family and friends, I am able to finally complete it. First and foremost, I would like to express my deepest gratitude to my supervisor, Dr. Mohamad Halim b. Abd Wahid for his constant support and monitoring of my research. He always gave suggestions and ideas for me whenever I am stuck with my research. He is also a very cool and supportive guy and easily approachable. I am grateful for all the knowledge and guidance he has given me. Also, I am also thankful to my co-supervisor, Dr. Norazura Malini bt. Ahmad Hambali for giving me some ideas on my research and also have assisted me to go for my first ever research conference, the IEEE Scored2014 conference in Penang on December 2014. That was my first stepping stone to further boost my passion into doing research in Photonics and I am glad I am given the opportunity. Also, not forgetting Professor IR Dr. Sudanshu Sekhar Jamuar and Dr. Mukhzeer b. Mohamad Shahimin for helping me a lot in giving some ideas when I am stuck in my study.

I would also wish to express my gratitude for my current and my ex-students whom inspire me especially in completing the last phrase of thesis writing. Besides that, I would like to express my appreciation to my beloved wife, who is on sabbatical study in Japan leading to PhD, Norhayati bt. Sabani for the unconditional love, support and motivations she gave me and finally to my dearest family and friends for their never ending support. Thank you all for the endless supports!

## TABLE OF CONTENTS

	<b>PAGE</b>
<b>THESIS DECLARATION</b>	<b>i</b>
<b>ACKNOWLEDGEMENT</b>	<b>ii</b>
<b>TABLE OF CONTENTS</b>	<b>iii</b>
<b>LIST OF TABLES</b>	<b>viii</b>
<b>LIST OF FIGURES</b>	<b>ix</b>
<b>LIST OF ABBREVIATION</b>	<b>xiii</b>
<b>LIST OF SYMBOLS</b>	<b>xiv</b>
<b>ABSTRAK</b>	<b>xv</b>
<b>ABSTRACT</b>	<b>xvi</b>
<b>CHAPTER 1 INTRODUCTION</b>	
1.1 Introduction	1
1.2 Overview	1
1.3 Problem Statement	2
1.4 Aim and Motivation	2
1.5 Objectives	3
1.6 Scope of Work	3

1.7	Overview of Project Development	4
1.8	Research Structure	5
<b>CHAPTER 2 LITERATURE REVIEW</b>		
2.1	Introduction	7
2.2	Logic gates	7
2.3	XOR Logic gate operation	8
2.4	Optical amplifiers	9
2.4.1	Erbium-doped Fiber Amplifier (EDFA)	10
2.4.2	Semiconductor Optical Amplifier (SOA)	12
2.5	Optical Nonlinear Effects	13
2.5.1	Self-Phase Modulation (SPM)	15
2.5.2	Cross Phase Modulation (XPM)	17
2.5.3	Cross Gain Modulation (XGM)	19
2.5.4	Four Wave Mixing (FWM)	20
2.6	XOR Photonics Logic Gate: TOAD	21
2.7	XOR Photonics Logic Gate: SOA-MZI using XPM	23
2.8	XOR Photonics Logic Gate: SOA-MZI using XGM	24
<b>CHAPTER 3 METHODOLOGY</b>		
3.1	Introduction	26

3.2	Project Flow	26
3.3	Optisystem 7.0	27
3.4	Designing XOR Photonics Logic Gates	28
3.5	XOR Photonics Logic Gate: TOAD	29
3.6	XOR Photonics Logic Gate: SOA-MZI using XPM	34
3.7	XOR Photonics Logic Gate: SOA-MZI using XGM	38
<b>CHAPTER 4 COMPARISON OF XOR LOGIC GATE CONFIGURATIONS</b>		
4.1	Introduction	42
4.2	XOR TOAD: Input pulses A and B against output pulse	42
4.2.1	XOR TOAD: Generated output power	44
4.2.2	XOR TOAD: OSNR	44
4.2.3	XOR TOAD: SOA injection current vs output optical power	44
4.2.4	XOR TOAD: BER and eye diagram	46
4.3	XOR SOA-MZI XPM: Input pulses A and B against output pulse	47
4.3.1	XOR SOA-MZI XPM: Generated output power	48
4.3.2	XOR SOA-MZI XPM: OSNR	49
4.3.3	XOR SOA-MZI XPM: SOA injection current vs output optical power	49
4.3.4	XOR SOA-MZI XPM: BER and eye diagram	51
4.4	XOR SOA-MZI XPM: Input pulses A and B against output pulse	51

4.4.1	XOR SOA-MZI XPM: Generated output power	53
4.4.2	XOR SOA-MZI XPM: OSNR	53
4.4.3	XOR SOA-MZI XPM: SOA injection current vs output optical power	53
4.4.4	XOR SOA-MZI XPM: BER and eye diagram	54
4.5	Comparison between the three XOR logic gate configurations	55
4.5.1	Comparison in terms of generated output power	56
4.5.2	Comparison in terms of OSNR values	56
4.5.3	Comparison in terms of SOA injection current versus output optical power	57
4.5.4	Comparison in terms of BER values and eye diagrams	58
<b>CHAPTER 5 CHARACTERIZATION OF VARIOUS SOA-MZI BASED ALL-PHOTONICS LOGIC GATES</b>		
5.1	Introduction	60
5.2	SOA-MZI AND Gate	60
5.2.1	Principle of operation	61
5.2.2	Design	62
5.2.3	Results	63
5.3	SOA-MZI NOR Gate	66
5.3.1	Principle of operation	66
5.3.2	Design	67
5.3.3	Results	67

5.4	SOA-MZI OR Gate	70
5.4.1	Principle of operation	70
5.4.2	Design	71
5.4.3	Results	71
5.5	SOA-MZI NAND Gate	75
5.5.1	Principle of operation	75
5.5.2	Design	76
5.5.3	Results	76

## **CHAPTER 6 ALL-PHOTONICS FLIP FLOP**

6.1	Introduction	79
6.2	Overview of flip flop in electronics and photonics	79
6.3	Principle of operation	82
6.4	Results 1: Set reset pulse at 10 Gbps data rate	84
6.5	Results 2: Set reset pulse at 20 Gbps data rate	87
6.6	Results 3: Flip flop output at 10 Gbps data rate	91
6.7	Results 4: Flip flop output at 20 Gbps data rate	95
6.8	Results 5: Transition between two states	98

## **CHAPTER 7 CONCLUSION AND FUTURE WORKS**



7.1	Introduction	100
7.2	XOR Logic Gate Overall Comparison	100
7.3	Characterization of Various SOA-MZI Based All-Photonics Logic Gates	102
7.4	All-Photonics Flip flop	102
7.5	Future Works	103
<b>REFERENCES</b>		104
<b>LIST OF PUBLICATIONS</b>		110

### LIST OF TABLES

<b>NO.</b>		<b>PAGE</b>
2.1	XOR logic gate truth	9
3.1	XOR truth table realized by input signal pulses and nonlinear phase shift for XOR TOAD configuration.	32
3.2	SOA parameters and the values in XOR TOAD configuration.	34
3.3	XOR truth table realized by input signal pulses and nonlinear phase shift for XOR SOA-MZI XPM configuration.	37
3.4	SOA parameters and the values in XOR SOA-MZI XPM configuration.	38
3.5	SOA parameters and the values in XOR SOA-MZI XGM configuration.	41
4.1	OSNR value of XOR TOAD.	44
4.2	OSNR value of XOR SOA-MZI XPM.	49
4.3	OSNR value of XOR SOA-MZI XGM.	53
4.4	Output power comparison between three XOR configurations.	56
4.5	OSNR values between three XOR configurations.	57
5.1	Truth table of a typical AND logic gate.	63
5.2	Input and output signals power for AND logic gate.	63

5.3	Truth table of a typical NOR logic gate.	68
5.4	Input and output signals power for NOR logic gate.	68
5.5	Truth table of a typical OR logic gate.	72
5.6	Input and output signals power for OR logic gate.	73
5.7	Truth table of a typical NAND logic gate.	77
5.8	Input and output signals power for NAND logic gate.	77
6.1	Truth table of a SR flip flop.	94
7.1	Overall comparison between three XOR logic gate configurations.	100
7.2	Eye pattern comparison between three XOR logic gate configurations.	101

### LIST OF FIGURES

NO.		PAGE
1.1	Project flow	5
2.1	Symbols for OR, AND and NOT logic gates.	8
2.2	Symbol for XOR logic gate.	9
2.3	Typical EDFA setup.	10
2.4	Semiconductor optical amplifier.	12
2.5	A typical light wave.	13
2.6	A simple illustration of SPM nonlinear effect.	16
2.7	Cross Phase Modulation (XPM) operation.	18
2.8	Cross gain modulation (XGM) operation.	19
2.9	Four Wave Mixing (FWM).	20
2.10	TOAD's operation diagram (Sokoloff et al., 1993).	23
2.11	SOA-MZI using XPM operation diagram (Sachin Kumar, 2012).	24
2.12	SOA-MZI using XGM operation diagram (Randel et al., 2004).	25
3.1	Typical Optisystem layout screenshot.	27

3.2	Optisystem after simulation has been completed notification window.	28
3.3	XOR photonics logic gate using TOAD configuration.	29
3.4	XOR photonics logic gate based on TOAD configuration as depicted using Optisystem 7.0.	33
3.5	XOR photonics logic gate based on SOA-MZI using XPM.	35
3.6	XOR photonics logic gate based on SOA-MZI XPM configuration as depicted using Optisystem 7.0.	37
3.7	XOR photonics logic gate based on SOA-MZI using XGM.	39
3.8	XOR photonics logic gate based on SOA-MZI XGM configuration as depicted using Optisystem 7.0.	40
4.1	Input pulse A of XOR TOAD.	43
4.2	Input pulse B of XOR TOAD.	43
4.3	Output pulse of XOR TOAD.	43
4.4	SOA injection current (A) versus output optical power (dBm) for XOR TOAD.	46
4.5	Eye diagram of XOR TOAD.	47
4.6	Input pulse A of XOR SOA-MZI XPM.	48
4.7	Input pulse B of XOR SOA-MZI XPM.	48
4.8	Output pulse of XOR SOA-MZI XPM.	48
4.9	SOA injection current (A) versus output optical power (dBm) for XOR SOA-MZI XPM.	50
4.10	Eye diagram of XOR SOA-MZI XPM.	51
4.11	Input pulse A of XOR SOA-MZI XGM.	52

4.12	Input pulse B of XOR SOA-MZI XGM.	52
4.13	Input pulse B of XOR SOA-MZI XGM.	52
4.14	SOA injection current (A) versus output optical power (dBm) for XOR SOA-MZI XGM.	54
4.15	Eye diagram of XOR SOA-MZI XGM.	55
4.16	SOA injection current versus output optical power for all three XOR configurations.	58
4.17	Eye diagram for XOR SOA-MZI configurations, a) using XGM, b) using XPM.	59
4.18	Eye diagram for XOR TOAD configuration.	59
5.1	Typical SOA-MZI AND logic gate configuration.	61
5.2	SOA-MZI AND logic gate configuration as depicted using Optisystem 7.0.	62
5.3	Input signal A with bit 00110011.	65
5.4	Input signal B with bit 01010101.	65
5.5	Output signal with bit 00010001.	65
5.6	Typical SOA-MZI NOR logic gate configuration.	66
5.7	SOA-MZI NOR logic gate configuration as depicted using Optisystem 7.0.	67
5.8	Input signal A with bit 00110011.	69
5.9	Input signal B with bit 01010101.	69
5.10	Output signal with bit 10001000.	69
5.11	Typical SOA-MZI OR logic gate configuration.	70
5.12	SOA-MZI OR logic gate configuration as depicted using Optisystem 7.0.	71
5.13	Input signal A with bit 00110011.	74
5.14	Input signal B with bit 01010101.	74

5.15	Output signal with bit 01110111.	74
5.16	SOA-MZI NAND logic gate configuration.	75
5.17	SOA-MZI NAND logic gate configuration as depicted using Optisystem 7.0.	76
5.18	Input signal A with bit 00110011.	78
5.19	Input signal B with bit 01010101.	78
5.20	Output signal with bit 11101110.	78
6.1	SR flip flop circuit and symbol.	80
6.2	Wavelength routed optical networks.	81
6.3	The photonics flip flop using SOA-MZI configuration.	82
6.4	Photonics flip flop configuration as depicted using Optisystem 7.0.	83
6.5	Set pulse in the first 5 ns.	84
6.6	Reset pulse in the first 5 ns.	84
6.7	Detailed view of the set pulse.	85
6.8	Detailed view of the reset pulse.	85
6.9	Set-Reset signals before filter at 10 Gbps.	86
6.10	Set-Reset signals after filter at 10 Gbps.	87
6.11	Set signals at 20 Gbps.	88
6.12	Reset signals at 20 Gbps.	88
6.13	Zoomed view of set signals at 20 Gbps.	89
6.14	Zoomed view of reset signals at 20 Gbps.	89
6.15	Set reset signal before filter at 20 Gbps.	90

6.16	Set reset signal after filter at 20 Gbps.	90
6.17	Output Q of the flip flop at 10 Gbps.	92
6.18	Output $\bar{Q}$ of the flip flop at 10 Gbps.	92
6.19	Zoomed view of the output Q of the flip flop.	93
6.20	Zoomed view of the output $\bar{Q}$ of the flip flop.	93
6.21	Output Q of the flip flop at 20 Gbps.	95
6.22	Output $\bar{Q}$ of the flip flop at 20 Gbps.	95
6.23	Zoomed view of the output Q of the flip flop.	96
6.24	Zoomed view of the output $\bar{Q}$ of the flip flop.	96
6.25	Rising time.	98
6.26	Falling time.	98

©This item is protected by original copyright

## LIST OF ABBREVIATIONS

BER	Bit Error Rate
CB	Conduction Band
C-band	Conventional wavelength band
CCW	Counter Clockwise
CW	Clockwise
DL	Delay Line
EDFA	Erbium-doped Fiber Amplifier
FTTH	Fiber-to-the-Home
FWHM	Full Wave at Half Maximum
FWM	Four Wave Mixing
HDTV	High Definition Television
L-band	Long wavelength band
MMF	Multi Mode Fiber
MZI	Mach Zender Interferometer
NLE	Non Linear Element
OEO	Optical-Electrical-Optical
OSNR	Optical Signal-to-Noise Ratio
SMF	Single Mode Fiber
SOA	Semiconductor Optical Amplifier
SOA-MZI	Semiconductor Optical Amplifier – Mach Zender Interferometer
SPM	Self Phase Modulation
SR	Set Reset
SRS	Simulated Raman Scattering
TOAD	Terahertz Optical Asymmetrical Demultiplexer
TIR	Total Internal Reflection
UNI	Ultrafast Nonlinear Interferometer
VB	Valence Band
WDM	Wavelength Division Multiplexer

XGM	Cross Gain Modulation
XPM	Cross Phase Modulation

©This item is protected by original copyright



## LIST OF SYMBOLS

$E_o$	Electric field in y direction
$H_o$	Electric field in z direction
E	energy
h	Planck's constant, $6.63 \times 10^{-34}$ joule-seconds
$\nu$	frequency
$\tau_{\text{Fall}}$	falling time
$\partial_{\text{CW}}(t)$	phase shift for Clockwise direction
$\partial_{\text{CCW}}(t)$	phase shift for Counter Clockwise direction
$G_{\text{CW}}$	gain for Clockwise direction
$G_{\text{CCW}}$	gain for Counter Clockwise direction
$P_{\text{AB}}$	power for combined input pulses A and B
$P_{\text{C}}$	power for control pulse
$P_{\text{SAT}}$	saturation power
$G_0$	small signal gain
$\Delta\varphi$	nonlinear phase shift
$\alpha$	line width enhancement factor
E	Electric field
k	loss of the loop

## **Pembangunan Get Logik Berasaskan SOA-MZI Dan Operasi Flip Flop Semua-Fotonik**

### **ABSTRAK**

Get logik fotonik adalah sebenarnya get logik yang melakukan pelbagai fungsi logik seperti AND, OR dan NOT tetapi bukannya menggunakan elektron, sebaliknya mereka beroperasi menggunakan cahaya sebagai mekanisme utama. Get logik XOR pada kebiasaannya mengandungi pelbagai komponen seperti penguat optikal dan penggabung. Get logik XOR ini juga menggunakan beberapa efek optikal tak seragam seperti Modulasi Gandaan Silang (XGM) dan Modulasi Fasa Silang (XPM) sebagai operasi utama mereka. Tiga konfigurasi get logic fotonik XOR (XOR TOAD, XOR SOA-MZI XPM dan XOR SOA-MZI XGM) dianalisa dan dibezakan dalam konteks kuasa yang dihasilkan, nisbah isyarat-hingar optikal (OSNR) dan Kadar Ralat Bit (BER). Kuasa penghasilan yang paling tinggi dicatatkan oleh XOR TOAD ialah 23.5 dBm. XOR SOA-MZI XPM menghasilkan OSNR yang paling tinggi dengan 109.6 dB dan catatan BER yang terbaik ialah daripada XOR SOA-MZI XGM dengan catatan  $4.42 \times 10^{-22}$ . Bagi corak rajah mata, XOR TOAD menunjukkan corak mata yang terbuka luas jika dibezakan antara semua. Flip-flop optikal memberikan pengeluaran 12 bilangan keadaan ON dengan penghasilan kuasa pada 0.75 mW berteraskan pada 20 Gbps. Bagi berteraskan pada 10 Gbps pula, hanya 6 bilangan keadaan ON dengan penghasilan kuasa pada 2.2 mW. Ini memberitahu yang mana menggunakan kadar data yang pantas akan menghasilkan bilangan keadaan ON yang banyak tetapi dengan penghasilan kuasa yang rendah. Empat konfigurasi SOA-MZI get logik AND, NOR, OR dan NAND telah dibezakan dalam konteks penghasilan kuasa. Get-get logik AND dan NOR SOA-MZI mencapai penghasilan kuasa yang rendah pada 1.220 dBm dan 2.446 dBm, masing-masing. Get-get logic OR dan NAND SOA-MZI mencapai penghasilan kuasa yang agak tinggi iaitu 21.738 dBm dan 21.018 dBm, masing-masing. Secara rumusannya, XOR SOA-MZI XGM menonjolkan prestasi yang terbaik di antara konfigurasi get logik XOR yang lain sejak ia mempunyai nilai penghasilan kuasa dan OSNR yang sederhana, nilai BER yang agak tinggi dan corak rajah mata yang mencukupi, yang mana konfigurasi tersebut mempunyai bising yang minima. Bagi pemerhatian flip-flop optikal, mempunyai kadar data yang tinggi menghasilkan keadaan ON berganda tetapi dengan penghasilan kuasa yang rendah. Akhir sekali, bagi get-get logik SOA-MZI yang mempunyai dua SOA di dalam sesuatu susunan, penghasilan kuasa adalah rendah kerana ianya disebabkan oleh efek penyekatan dalam oleh penepuan dalam SOA.

## Development Of SOA-MZI Based Logic Gates And All-Photonic Flip Flop Operation

### ABSTRACT

Photonics logic gates are actually logic gates that performs various logical functions such as AND, OR and NOT but instead of using electrons, they operate on using light as the main mechanism. XOR logic gates are commonly consist of various components such as optical amplifiers and couplers. These XOR logic gates also apply some of the optical nonlinear effects such as the Cross Gain Modulation (XGM) and Cross Phase Modulation (XPM) as their main operations. Three XOR photonics logic gate configurations (XOR TOAD, XOR SOA-MZI XPM and XOR SOA-XGM) are analysed and compared in terms of generated power, optical signal-to-noise ratio (OSNR) and Bit Error Rate (BER). The highest generated power is recorded by XOR TOAD at 23.5 dBm. The XOR SOA-MZI XPM yields the highest OSNR with 109.6 dB and the best BER is observed in the XOR SOA-MZI XGM with the value of  $4.42 \times 10^{-22}$ . Eye diagram pattern wise, XOR TOAD showed the widest eye compared to others. All optical flip-flop is also performed in this work which perceived 12 number of ON states with output power of 0.75 mW at 20 Gbps. Whereas at 10 Gbps, there are only 6 ON states with output power of 2.2 mW. This deduces that running at a faster data rate will yield a higher number of ON states but having lower output power. Four SOA-MZI logic gates configurations AND, NOR, OR and NAND are compared in terms of output power. The AND and the NOR SOA-MZI logic gates depicted low output power of 1.220 dBm and 2.446 dBm, respectively. While the OR and the NAND SOA-MZI logic gates demonstrated high output power of 21.738 dBm and 21.018 dBm, respectively. In summary, the XOR SOA-MZI XGM commemorated the best performance among other XOR logic gate setups since it has moderate values of generated power and OSNR, high BER value and comprehensive eye diagram pattern, which concludes minimum noise in the configuration. In all optical flip-flop observation, the higher data rate yields double ON states output but low output power. Finally, in the SOA-MZI logic gates utilizing two SOAs in the arrangement, the output power is small due to the limiting effect by the SOA's saturation.

# CHAPTER 1

## INTRODUCTION

### 1.1 Introduction

This chapter is to allow the readers to understand the concept of this project. This chapter explains an overview of photonics logic gates, the previous and current ongoing researches and further details are split into a few sub-topics such as the overview, problem statement, aim and motivation, objectives and scopes of work and research flow structure.

### 1.2 Overview

The communication system is essential in human's daily lives. Ranging from transferring money via online banking, broadcasting HDTV (High Definition Television) content over airwaves or even using the mobile phones for conversation between distances, communication system has existed since the early times. One good example is the Red Indian people using fire and smoke to signal among themselves to send news, warn incoming danger or even to assemble their tribes that lives in great distances in the early 1800's.

Photonics logic gates are essentially logic gates that perform various logical functions such as AND, XOR and NOT but operating using light instead of using the conventional electrons (hence the term conventional electronics logic gates). Min Zhang, Ling Wang and Peide Ye (2005) pointed out that Photonics logic gates by far pose faster operating speed, good integration with other devices and having low energy operation requirements. With the advent researches of photonics logic gates nowadays, it is not by far the perfect device yet. Bulky device, complex device structures and still costly due to

this research is still not yet fully matured are among the limitations faced in doing the research in photonics logic gates. But as stated by Louis E. Frenzel (2000), the demand for bandwidth in optical networks are increasing, the limitation of electronics has unfortunately has been reached by the speed of telecommunication systems. Thus the need to explore the possibilities of using photonics logic gates in all future communication system.

### **1.3 Problem Statement**

XOR photonics logic gate research has been going on for a while. Currently, there are a few configurations that successfully yielded XOR output signals such as XOR using XGM in SOA-MZI (Sachin Kumar, 2012), UNI-based XOR (Bintjas, Kalyvas, Theophilipoulos and Statpholous, 2000) and XOR using FWM in SOA (Chun-Kit, Lian and Tong, 2004) to name a few. In certain configurations, the XOR output signals produced average operation speed, moderate energy and weak integration potentials. Hence, this research investigates other possible configurations that give the best output signals qualities.

### **1.4 Aim and Motivation**

The aims of this project are to compare three main configurations (XOR SOA-MZI using XPM versus SOA-MZI using XGM versus TOAD-based XOR) and analyze them in terms of power generated, OSNR and the quality of the signals (BER value), to compare the logic gates designed based on SOA-MZI configuration and to compare the all-photonics flip-flop running at different data rates.

## 1.5 Objectives

The main objectives of this project are to design and simulate an XOR photonics logic gate operating in C-band region and achieving an output signal that adheres to XOR logic properties, as well as to design and simulate various SOA-MZI based logic gates all-photonics flip-flop and various SOA-MZI based logic gates. Specific objectives of this project are listed as below:

- i. To design and simulate an XOR photonics logic gate with the configuration of TOAD, SOA-MZI using XGM and XPM nonlinear effects as well as to analyze the output of each three configurations in terms of power generated, OSNR and quality of signals (BER value).
- ii. To design and simulate various SOA-MZI based logic gates namely AND, NOR, OR and NAND and to analyze the output signals and generated output powers.
- iii. To design and simulate an all-photonics flip-flop and to analyze the output signal running at different data rates.

## 1.6 Scope of Work

The scope of this project is to focus on the output signals and analyze them in few main parameters. The parameters that are needed to be considered are power generated, OSNR and quality of signals (BER value).

- i. Output power generated
- ii. OSNR

iii. Quality of signals (BER value).

By interpreting the eye diagram, the quality of output signals is easily obtainable.

## **1.7 Overview of Project Development**

This project mainly uses photonics simulation software called Optisystem where it is a special software design tool that enables to design, test and optimize almost all type of photonics applications. The flow chart shown in Fig. 1.1 displays the overall project flow from start to finish.

©This item is protected by original copyright




Figure 1.1: Project flow.

## 1.8 Research Structure

**Chapter 1:** In this chapter, an overview or inspiration for the project was given by stating the project objectives, problem statement and project development.

**Chapter 2:** This chapter shall cover the previous researches that have been done in the area of photonics logic gate. Also, literature review of important concept



and theory regarding the three configurations of XOR photonics logic gates are summarized.

**Chapter 3:** Research methodology of this project is discussed in this chapter. All the related simulation data and parameters pertaining to the three configurations are discussed in detailed here.

**Chapter 4:** The simulation results of each XOR photonics logic gate's configurations are deeply explained in this chapter. XOR output signals power, OSNR and BER eye diagram pattern are shown and explained.

**Chapter 5:** This chapter explains on comparison of various SOA-MZI based logic gates namely the AND, OR, NOR and NAND. Comparison in terms of output powers and the output signals are discussed here.

**Chapter 6:** This chapter covers some overview on all-photonics flip-flop logic gate. The comparison of output signal using 10 Gbps versus 20 Gbps data rate are discussed here as well.

**Chapter 7:** The final conclusion of this project is covered in this chapter. Results will be evaluated based on the findings and objectives of the project. Future works are mentioned too.