

Numerical Simulation and Characterization of Silicon Based OR Logic Gate Operation Using Self-Switching Device

Y. X. Goh¹, N. F. Zakaria^{1-3*}, Y. L. Tan¹, S. R. Kasjoo^{1,2}, S. Shaari^{1,2}, M. M. Isa¹ and A. K. Singh⁴

¹ Faculty of Electronic Engineering Technology, Universiti Malaysia Perlis (UniMAP), Perlis, Malaysia

² Micro & Nano Electronics (MiNE) Research Group, Faculty of Electronic Engineering Technology, Universiti Malaysia Perlis (UniMAP), Perlis, Malaysia.

³ Advanced Communication Engineering, Centre of Excellence (ACE), Universiti Malaysia Perlis (UniMAP), Perlis, Malaysia.

⁴ Department of Electronics and Communication Engineering, Punjab Engineering College (Deemed to be University), Sector-12, Chandigarh 160012, India.

ABSTRACT

Logic gates are the main components inside the integrated circuit used for almost every technological application. Nowadays, in order to enhance the performance of the smart device, while targeting in cut down of the fabrication cost and achieve low power consumption, lithography-based VLSI design technology on silicon are still being widely applied. Hence, an OR gate structure, a silicon based self-switching device (SSD) is introduced and investigated in this project. Such device is believed capable to act as an alternative for a low-powered logic gate application, suitable for CMOS devices. The SSD has an advantage in term of simplicity in fabrication process with a very low threshold voltage. Since SSD characteristics is similar to a conventional diode characteristic, the gate is designed in ATLAS Silvaco device simulator based on a diode logic to perform OR logic function after a validation of the physical and materials parameters. The electrical characterization and structural analysis were also done to observe the electrical performance and physical condition in the device. The simulated design showed a good OR logic output response with the inputs, and acceptable output ranged from around 4.5 to 4.8 V with 5 V HIGH inputs. The results from this OR gate characterization may assist in developing the logic gate for device integration and may act as a reference for future complex integrated circuit design.

Keywords: OR gate, SSD, ATLAS Silvaco device simulator

1. INTRODUCTION

Logic gates are crucial components which are extensively used in computing applications in various devices and applications. It is not only applicable to electronics, but also widely researched using emerging technologies such as optical computing and DNA computing [1]. Often, logic circuits are interfaced and integrated with other devices, such that the electronic circuits control the behaviour of the other devices, thus higher scale integration of the components with other devices are recommended. In nowadays device fabrication, lithography-based VLSI design technology on silicon has been widely deployed to minimize the cost of devices and is confronting critical challenges of designing ultra-low power consuming computational devices [2-4].

In this project, we proposed an OR gate structure by using a silicon based self-switching device (SSD) to provide an alternative for a low-powered logic gate application in nowadays CMOS devices. SSD is a rectifying device with a current-voltage (IV) characteristics similar to a diode (unipolar device) but without the use of any doping junction and barrier structure, which bring

*norfarhani@unimap.edu.my

an advantage in term of fabrication simplicity where it only involves etching of the insulating trenches of a semiconductor surface to make an asymmetry channel [5]. The turn-on voltage of a silicon based SSD is reported at a very low bias of around 0.2 V compared to conventional diode with turn-on voltage at 0.7 V [6], and can be further lowered with manipulation of the structural length. Lower turn-on voltage in other substrates with higher electron mobility are also reported [7]. Implementation of a logic gate using SOI-SSD will have the advantages in term of reducing the fabrication cost because of its fabrication simplicity, comply and easily integrated with nowadays technology, as well as providing a low-power consumption for the computing component.

The results from this OR gate characterization may assist in developing the logic gate for device integration in a fail-safes configuration, for shutting down or activating machinery features that protect them from damage in adverse working conditions and other related applications [8]. This project may as well be a reference and a basis for future complex design such as ternary logic gates and multi- operational logic gates using SSD.

2. METHODOLOGY

2.1 Device Parameters and Validation

The structure of SSD has been designed and simulated using ATLAS Silvaco device simulator. To validate the material parameters and the physics used in the simulator, we first simulated and compared the electrical characteristics result from the optimized SOI-based SSD structure from [9] as shown in Figure 1(a) with device parameters as stated in Table 1 (Note that this optimized structure in [9] was designed after a validation process to experimental result of [7]). This step is crucial in order to achieve a precise and accurate result.




Figure 1. (a) Structure of optimized SOI-SSD and (b) IV characteristics comparison with reference from [7]

Table 1 Physical and device parameters for validation

Factors	Parameter values
Material	Silicon
Top layer thickness	205 nm
Type of substrate	p-type
Carrier density	$2.45 \times 10^{16} \text{ cm}^{-3}$
Mobility	$400 \text{ cm}^2/\text{Vs}$
Temperature	300 K
Interface charge	$3.16 \times 10^{11} \text{ cm}^{-2}$
Anode input range	0 – 5 V

The channel length, L , channel width, W and trench width, W_t was $1.30 \mu\text{m}$, $0.23 \mu\text{m}$, and $0.10 \mu\text{m}$, respectively. The substrate is silicon (orange in colour), the gray colour region is the electrode with anode at the left and cathode at the right side with the L-shaped etched region (air) shown in purple colour. This asymmetrical insulated region creates a conduction channel in the middle of the device[10]. The physical and device parameters are as shown in Table 1. As can be seen in Figure 1(b), the IV characteristics of the simulated device from -2 V to +2 V are similar to the reference structure, which validated the physical and material parameters used in the simulator.

2.2 OR Logic Gate Design

The OR logic gate was designed by implementing the validated structure of optimized SOI-SSD, based on the diode logic circuit schematic and output as shown in Figure 2(a). Two SSDs were designed in parallel with an etch separator junction between two anode inputs; A and B [see Figure 2(b)]. By doing this, the conduction of holes from the inputs are forced to go through the channel in forward bias, and are closed in negative or zero bias because of the depletion region in the channel. Characterization on the OR gate SSD has been done in term of IV analysis, potential and current distribution to examine the output response, and the condition inside the device with different inputs.





Figure 2. (a) OR gate diode logic schematic and its truth table, and (b) the design structure of OR gate SOI-SSD


3. RESULTS AND DISCUSSION

3.1 Electrical characteristics and Potential Distributions


Figure 3(a) showed the IV characteristic of the simulated SOI-SSD OR gate with different inputs value in the anodes; A and B with biasing value of 0 V (LOW) to 5 V (HIGH) and the response is pictured in Figure 3(b). The value of 5 V is chosen to represent the HIGH condition as most of electronic applications implement the voltage in this range [11]. As can be seen, when both inputs are low ($A, B = 0,0$), the output current showed 0 A (LOW). Figure 4 shows the electrical potential distribution with different inputs value of Anode A and B. As can be seen in Figure 4(a), the potential distribution in the device and across the channel is very low when $A, B = 0,0$ which explained the low output current value in Figure 3(a). The barrier height is also the highest at around 0.3 V [see Figure 5(a)] where holes are not allowed to move to the right side of the device.



(a)



(b)



(c)

Figure 3. (a) IV characteristics of OR gate, (b) output current, and (c) output voltage in different inputs conditions.

When either one of the inputs is high; $A, B = 0,1$ or $1,0$ as shown in Figures 4(b) and 4(c) (5 V distribution in red, and 0 V distribution in blue), the output current started to increase with forward current, I_F of $1.6 \mu\text{A}$ at 5 V bias with very low threshold voltage, V_{TH} at around 0.2 V [see Figure 3(a)]. Assuming the output condition following the Ohm's Law, the calculated output voltage is around 4.8 V as shown in the inset of Figure 3(b).

When both inputs are high; $A, B = 1, 1$ as shown in Figure 4(d), the output current increased to a higher I_F value of $2.02 \mu\text{A}$ [Figure 3(a)]. With both inputs HIGH, the series resistances of both anodes A and B are now in a parallel configuration, with addition of another series resistance at the output which resulted in reduced equivalent resistances to $2.25 \text{ M}\Omega$. This decreased in the equivalent resistance resulted in an increase of the output current value, and contributed to a decrease in the output voltage to around 4.5 V . Albeit the lower output voltage (compared to the input voltage of 5 V), the output voltage value is comparable to minimum acceptable HIGH logical output of $2.7 - 5 \text{ V}$ in a 5 V transistor-transistor logic (TTL) [11]. With nearly 0 V value of V_{TH} , the output voltage is assumed capable of turning-on the next SSD logic block in a circuitry since it is much higher than the noise margin of most SOI devices (further investigation on the noise margin of SOI-SSD is however recommended) [11].




Figure 4. Potential distribution in SOI-SSD OR gate at A,B of (a) 0,0, (b) 0,1, (c) 1,0, and (d) 1,1.

3.2 Conduction current density distribution

Analysis on conduction current density and its distribution graph for input $(A,B) = (0,0), (0,1), (1,0),$ and $(1,1)$ are shown in Figures 5 and 6, (a) – (d), respectively where the cut lines were taken in the middle of channel A and B, to examine the current flows in the channel. As can be seen, no current flowed in the channel when $A,B = 0,0$. When one of the anode is HIGH ($0,1$ and $1,0$), the current flows in the open channel with h^+ current density value of about 6000 A/cm^2 as shown in Figures 5 and 6, (c) – (d). And when both anodes are HIGH ($1,1$), less current flow to the right side of the device with conduction current at about 4000 A/cm^2 in the middle of each channel because of the parallel series resistance in anodes. These current however, combined at the right side of the device which contributed to the increase of overall output current as can be seen in Figure 3(b).




Figure 5. Conduction current density distribution at A,B of (a) 0,0, (b) 0,1, (c) 1,0, and (d) 1,1.




Figure 6. Conduction current density distribution graph at A,B of (a) 0,0, (b) 0,1, (c) 1,0, and (d) 1,1.

4. CONCLUSION

In conclusion, a functional SOI-SSD based OR gate device which consists of two SSDs have been successfully designed and simulated by using the ATLAS Silvaco device simulator. The simulated design showed a good OR logic output response with the inputs, and acceptable output ranged from around 4.5 to 4.8 V with 5 V HIGH inputs. The results from this OR gate characterization may assist in developing the logic gate for device integration and may as well be a reference and a basis for future complex design such as ternary logic gates and multi-operational logic gates using SSD.

ACKNOWLEDGEMENTS

The author would like to acknowledge the support from the Fundamental Research Grant Scheme (FRGS) under a grant number of FRGS/1/2019/STG02/UNIMAP/03/1 from the Ministry of Higher Education Malaysia.

REFERENCES

- [1] A. N. Bahar, S. Waheed, and N. Hossain, Springerplus, vol. **4**, no. 153 (2015) pp. 1–7.
- [2] Z. Dong, D. Qi, Y. He, Z. Xu, X. Hu, and S. Duan, Int. J. Bifurc. Chaos, vol. **28**, no. 12 (2018) pp. 1–13.
- [3] L. Xue and X. Jin, “Design and analysis of XOR logic gate based on Photoelectric Memristor,” in 2021 9th Int. Symp. Next Gener. Electron. ISNE 2021, Changsha, China (2021) pp. 61827812: 1–3,
- [4] T. Saraya et al., Tech. Dig. - Int. Electron Devices Meet. IEDM, vol. **2018-Decem** (2019) pp. 8.4.1-8.4.4.
- [5] N. F. Zakaria, Z. Zailan, M. M. Isa, S. Taking, M. K. M. Arshad, and S. R. Kasjoo, “Permittivity and temperature effects to rectification performance of self-switching device using two-dimensional simulation,” in 2016 5th Int. Symp. Next-Generation Electron. ISNE 2016, Taiwan (2016) pp. 1–2.
- [6] Z. Zailan, S. R. Kasjoo, N. F. Zakaria, M. M. Isa, M. K. M. Arshad, and S. Taking, “Rectification performance of self-switching diodes in silicon substrate using device simulator,” in 2016 3rd Int. Conf. Electron. Des. ICED 2016, Phuket, Thailand (2017) pp. 373–376.
- [7] Q. M. Hussein, “Chapter Two: Logic Gates” in Principle of Logic Gate Design, Iraq: Tickrit University (2020) pp. 52–68.
- [8] Y. Tan et al., “Numerical Simulation and Parameters Variation of Silicon Based Self-Switching Diode (SSD) and the Effect to the Physical and Electrical Properties,” in 2020 IEEE Int. RF and Microwave Conf. (2021) pp. 1–4.
- [9] G. Farhi, E. Saracco, J. Beerens, D. Morris, S. A. Charlebois, and J. P. Raskin, Solid State Electron., vol. **51**, no. 9 (2007) pp. 1245–1249.
- [10] N. F. Zakaria, S. R. Kasjoo, M. M. Isa, Z. Zailan, M. K. M. Arshad, S. Taking, Bulletin of Electrical Engineering and Informatics, vol. **8** no.2 (2019) pp. 396-404.
- [11] G. Farhi, D. Morris, S. A. Charlebois, and J. P. Raskin, Nanotechnology, vol. **22**, no. 43 (2011) pp. 435203.