# **Design and Implementation of Laser Missile Frequency**

Jamming System Using Spatial Parallelism on FPGA

for Better Performance and Throughput



# **UNIVERSITI MALAYSIA PERLIS**

2015



# DESIGN AND IMPLEMENTATION OF LASER MISSILE FREQUENCY JAMMING SYSTEM USING SPATIAL PARALLELISM ON FPGA FOR BETTER PERFORMANCE AND THROUGHPUT

ng oriental by office by for b

A dissertation submitted in partial fulfillment of the requirements for the degree of Master of Science (Embedded System Design Engineering)

School of Computer and Communication Engineering UNIVERSITI MALAYSIA PERLIS

# UNIVERSITI MALAYSIA PERLIS

| DECLARATION OF THESIS            |   |  |
|----------------------------------|---|--|
| Author's full name               | Omar Faez Yousif  |  |
| Data of high                     | 25/02/4004  |  |
| Date of birth :                  | .25/02/1984   |  |
| Title :                          | Design and Implementation of Laser Missile Frequency Jamming                  |  |
|                                  | .System.Using.Spatial.Parallelism.on FPGA for Better.Performance              |  |
|                                  | and Throughput  |  |
| Academic Session :               | .2015   |  |
| I hereby declare that the thesis | s becomes the property of Universiti Malaysia Renis (UniMAP) and to be placed |  |
| at the library of UniMAP. This   | thesis is classified as :   |  |
|                                  |   |  |
| CONFIDENTIAL                     | (Contains confidential information under the Official Secret Act 1972)*       |  |
| PESTRICTED                       | (Contains contributed information or specified by the opproximation where     |  |
| L RESTRICTED                     | research was done   |  |
|                                  | ×C  |  |
| OPEN ACCESS                      | I agree that my thesis is to be made immediately available as hard            |  |
|                                  | · S   |  |
| I, the author, give permission   | to the UniMAP to reproduce this thesis in whole or in part for the purpose of |  |
| research or academic exchange    | ge only (except during a period of years, if so requested above).             |  |
| is is                            |   |  |
| a de                             | Certified by:   |  |
| O E Q                            |   |  |
| SIGNATURE                        | SIGNATURE OF SUPERVISOR   |  |
| 02521072                         | Dr. Muataz Hameed Salih Al. Doori   |  |
| (NEW IC NO. / PASSI              | PORT NO.) NAME OF SUPERVISOR  |  |
| Date :                           | Date :  |  |
|                                  |   |  |
|                                  |   |  |
|                                  |   |  |
|                                  |   |  |

NOTES : " If the thesis is CONFIDENTIAL or RESTRICTED, please attach with the letter from the organization with period and reasons for confidentially or restriction.

#### ACKNOWLEDGMENT

In the name of ALLAH the best of the names with whom I start and for whom I totally thank (SWT) for his great generosity and mercy to help me complete this research.

Foremost, I would like to express my sincere gratitude to my supervisor Dr. Muataz Hameed Salih Al Doori for the continuous support of my master study and research, for his patience, motivation, enthusiasm, and immense knowledge. His guidance helped me in all the time of research and writing of this dissertation. I cannot imagine having a better supervisor and mentor for my master study.

My sincere thanks also goes to Professor Dr. R. Badlishah Ahmad (Dean of the School) to help and support me in overcoming the difficulties that we face to complete the project perfectly.

I would additionally like to express my deep gratitude to all of the lecturers of Computer and Communication Engineering School, University Malaysia Perlis (UniMAP), for shearing me all knowledge that some of it has been very beneficial to achieve this work.

A special thanks to my family. Words cannot express how grateful I am to my mother, my father, and my wife for all of the sacrifices that you've made on my behalf. Your prayer for me was what sustained me thus far.

> To my beloved mother, father, and wife "I would never achieve this without all of you"

# TABLE OF CONTENTS

|                                      | PAGE |
|--------------------------------------|------|
| THESIS DECLARATION                   | i    |
| ACKNOWLEDGMENT                       | ii   |
| TABLE OF CONTENTS                    | iii  |
| LIST OF TABLES                       | vii  |
| LIST OF FIGURES                      | viii |
| LIST OF ABBREVIATION                 | xii  |
| ABSTRAK                              | xvi  |
| ABSTRACT                             | xvii |
| CHAPTER 1 INTRODUCTION               | 1    |
| 1.1 Overview                         | 1    |
| 1.2 Problem Statement and Motivation | 4    |
| 1.3 Research Objectives              | 5    |
| 1.4 Research Scope                   | 5    |
| 1.5 Research Contribution            | 6    |
| 1.6 Thesis Organization              | 6    |
|                                      |      |

# CHAPTER 2 LITERATURE REVIEW

8

| 2.1  | Introduction  | 8  |
|------|---|----|
| 2.2  | Parallel Computing Architecture                               | 9  |
| 2.3  | Parallelism   | 12 |
|      | 2.3.1 Spatial Parallelism                                     | 12 |
|      | 2.3.2 Temporal Parallelism                                    | 16 |
| 2.4  | Memory  | 17 |
|      | 2.4.1 Shared Memory   | 18 |
|      | 2.4.2 Distributed Memory                                      | 22 |
| 2.5  | System on Programmable Chip                                   | 24 |
| 2.6  | Embedded System   | 27 |
| 2.7  | Embedded System Design Challenges on FPGA                     | 30 |
| 2.8  | Jamming System  | 35 |
| 2.9  | Critical Survey on Processing Platforms for Frequency Jamming | 38 |
| 2.10 | Summary   | 43 |
| CHAI | PTER 3 RESEARCH METHODOLOGY                                   | 44 |
| 3.1  | Introduction  | 44 |
| 3.2  | Altera Design and Implementation Environment                  | 45 |

| 3.3 | Hardv | vare Component  | 52 |
|-----|-------|---|----|
| 3.4 | Frequ | ency Jamming System Structural Approach                 | 53 |
|     | 3.4.1 | Analyze the system requirements and the proposed output | 54 |
|     | 3.4.2 | Signal conversion                                       | 54 |
|     | 3.4.3 | Distribute the processed data upon the output modules   | 54 |
|     | 3.4.4 | Applying the spatial parallelism                        | 55 |
| 3.5 | Frequ | ency Jamming System Design                              | 55 |
|     | 3.5.1 | Output Data Buffer                                      | 58 |
|     | 3.5.2 | Output Address Generator                                | 59 |
|     | 3.5.3 | Signal Emulator   | 60 |
|     | 3.5.4 | Control Sub-System                                      | 62 |
|     | 3.5.5 | View sub-system   | 65 |
|     | 3.5.6 | Jamming Functional Units                                | 65 |
|     |       | 3.5.6.1 Pulse Detection                                 | 65 |
|     |       | 3.5.6.2 Cross-Frequency Detector                        | 68 |
|     |       | 3.5.6.3 Signal Conversion Module                        | 69 |
|     |       | 3.5.6.4 Distribution Module                             | 73 |

|     |         | 3.5.6.5 Touch-Screen sub-view System | 75  |
|-----|---------|--------------------------------------|-----|
|     | 3.5.7   | Concurrent Jammer Functional Units   | 81  |
| 3.6 | Sumn    | nary                                 | 83  |
| CHA | APTER 4 | 4 RESULTS AND DISCUSSION             | 84  |
| 4.1 | Introd  | luction                              | 84  |
| 4.2 | Verifi  | ication Phase                        | 84  |
|     | 4.2.1   | Signal Generation                    | 85  |
|     | 4.2.2   | Frequency Capturing Module           | 87  |
|     | 4.2.3   | Signal Conversion Module             | 90  |
|     | 4.2.4   | Distribution Module                  | 95  |
|     | 4.2.5   | Control Module                       | 99  |
| 4.3 | Imple   | ementation Phase                     | 100 |
| 4.4 | Sumn    | nary                                 | 111 |
| СНА | PTER :  | 5 CONCLUSIONAND RECOMMENDATIONS      | 112 |
| 5.1 | Concl   | lusion                               | 112 |
| 5.2 | Future  | e work                               | 113 |
| REF | ERENC   | CES                                  | 115 |

# LIST OF TABLES

| NO.  |  | PAGE |
|------|--|------|
| 3.2  | Pulse width modulation effectiveness                                 | 63   |
| 4.1  | Signal Emulator Tapped Logic Elements                                | 86   |
| 4.2  | Frequency Capturing Module Tapped Resources                          | 87   |
| 4.3  | Frequency Capturing Calculations                                     | 90   |
| 4.4  | Digital encoding for the proposed frequencies                        | 91   |
| 4.5  | BCD representation of signal (83300)                                 | 92   |
| 4.6  | BCD representation of signal (100000)                                | 93   |
| 4.7  | BCD Representation Of Signal (125000)                                | 94   |
| 4.8  | BCD representation of signal (166670)                                | 95   |
| 4.9  | Signal Conversion Module Tapped Resources                            | 95   |
| 4.10 | Expected Outcome Of The Distributor Module For One Signal            | 98   |
| 4.11 | Tapped Logic Elements By Distribution Module                         | 98   |
| 4.12 | Tapped Logic Elements Within PWM Module                              | 99   |
| 4.13 | Performance Comparison Between Various Frequency Jamming<br>Projects | 110  |
| 4.14 | Total Tapped Resources For The Project                               | 111  |
|      |  |      |

# LIST OF FIGURES

| NO.  |   | PAGE |
|------|---|------|
| 2.1  | SISD Model Flow   | 10   |
| 2.2  | SIMD Model With Distributed Memory (UK, 2013)                     | 10   |
| 2.3  | SIMD Model (Systolic Array)                                       | 11   |
| 2.4  | Parallel Pipeline Computation Model(CHOUDHARY et al., 2000)       | 13   |
| 2.5  | Spatial and Temporal Parallelism (Kreeger, 2011)                  | 14   |
| 2.6  | Temporal Parallelism Behavior (Bauer, 2013)                       | 17   |
| 2.7  | Traditional Shared Memory Organization                            | 19   |
| 2.8  | Uniform Memory Access Architecture                                | 20   |
| 2.9  | Non-Uniform Memory Access Architecture                            | 21   |
| 2.10 | Parallel Random Access Memory (P-RAM) (Linh et al., 2014)         | 22   |
| 2.11 | Distributed Memory Behavior                                       | 23   |
| 2.12 | Architecture of an Embedded SoC                                   | 25   |
| 2.13 | Embedded System General Architecture                              | 28   |
| 2.14 | Digital Camera as an Embedded System Example                      | 30   |
| 2.15 | FPGA Generic Chip   | 31   |
| 2.16 | Embedded SRAM Overview(Ehliar, 2013)                              | 34   |
| 2.17 | Frequency Jamming Module  | 36   |
| 2.18 | Communication Jamming System Proposed By (Liu et al., 2013)       | 38   |
| 2.19 | IR Guided Missile Frequency Jamming Module (GY. Kim et al., 2010) | 39   |
| 2.20 | Deceptive jamming image of false vessel target(He et al., 2014)   | 40   |

| 2.21 | The Processed Jamming Signal For The (CFAR) Algorithm                | 42 |
|------|--|----|
| 3.1  | The Altera Nios II Embedded Evaluation Kit (NEEK)                    | 45 |
| 3.2  | The Nios II Processor  | 48 |
| 3.3  | Block Diagram Of The FPGA Chip (Altera, 2012a)                       | 49 |
| 3.4  | Design's Life Cycle Using FPGA (AL-DOORI, 2011)                      | 51 |
| 3.5  | Project Phases Flowchart   | 53 |
| 3.6  | System Top-Level Design  | 57 |
| 3.7  | Output Data Buffer   | 59 |
| 3.8  | RTL view for the Signal Emulator                                     | 61 |
| 3.9  | RTL view for the proposed PWM  | 64 |
| 3.10 | Frequency Detection RTL View   | 66 |
| 3.11 | Pulse Counter Flowchart  | 68 |
| 3.12 | Frequency Conversion RTL Viewer                                      | 69 |
| 3.13 | Signal Conversion RTL View   | 70 |
| 3.14 | The Internal Logic Circuits Of One-Digit Binary-To-BCD Conversion    | 72 |
| 3.15 | Displaying BCD Digits On 7-Segments Using Multiplexer (Island, 2007) | 73 |
| 3.16 | Distribution Module  | 74 |
| 3.17 | Partial View Of The Internal Logic Circuits Of Distributing Module   | 75 |

| 3.18  | LCD Touch Screen Enabling Logic Circuits                           | 77  |
|-------|--|-----|
| 3.19  | Entire RTL View Of The LCD Touch Screen                            | 78  |
| 3.20  | LCD Touch Screen State Diagram Cycle                               | 80  |
| 3.21  | Concurrent Frequency Jammer Functional Units                       | 82  |
| 4.1   | Distribution Of The Generated Signals                              | 85  |
| 4.2   | Emulated Signals Via Signal Emulator Module                        | 86  |
| 4.3.a | The Detected Frequency For The Input Signal (83.3 KHz)             | 88  |
| 4.3.b | The Detected Frequency For The Input Signal (100 KHz)              | 88  |
| 4.3.c | The Detected Frequency For The Input Signal (125 KHz)              | 89  |
| 4.3.d | The Detected Frequency For The Input Signal (166.67 KHz)           | 89  |
| 4.4.a | Binary Coded Decimal Representation For Signal (83300 Hz)          | 91  |
| 4.4.b | Binary Coded Decimal Representation For Signal (100000 Hz)         | 92  |
| 4.4.c | Binary Coded Decimal Representation For Signal (125000 Hz)         | 93  |
| 4.4.d | Binary Coded Decimal Representation For Signal (166670 Hz)         | 94  |
| 4.5   | Converted And Distributed Frequencies Sent To The LCD Touch Screen | 97  |
| 4.6   | The Modulated Signals Result                                       | 100 |
| 4.7   | System Outcome For (Four Input Signals)                            | 101 |

| 4.8  | LCD Touch Screen Display For The (100 KHz)                      | 102 |
|------|---|-----|
| 4.9  | LCD Result For The Generated Signal (100 KHz)                   | 102 |
| 4.10 | Oscilloscope View For The Signal (100 KHz)                      | 103 |
| 4.11 | LCD Touch Screen Display For The Frequency (125 KHz)            | 103 |
| 4.12 | LCD Result With Frequency Generator For The Signal (125 KHz)    | 104 |
| 4.13 | Oscilloscope View For The Signal (125 KHz)                      | 105 |
| 4.14 | LCD Touch Screen Display For The (83.3 KHz) Signal              | 106 |
| 4.15 | LCD Result With Frequency Generator For The Signal (83.3 KHz)   | 106 |
| 4.16 | Oscilloscope View For The Signal (83.3 KHz)                     | 107 |
| 4.17 | LCD Touch Screen Display For The (166.67 KHz) Signal            | 108 |
| 4.18 | LCD Result With Frequency Generator For The Signal (166.67 KHz) | 109 |
| 4.19 | Oscilloscope View For The Signal (166.67 KHz)                   | 109 |
|      | $\otimes$   |     |

# LIST OF ABBREVIATION

| AADL   | Architecture Analysis and Design Language |
|--------|---|
| ASIC   | Application-Specific Integrated Circuit   |
| BCD    | Binary Coded Decimal                      |
| CAD    | Computer Aided Design                     |
| СВ     | Connection Block                          |
| CFAR   | Constant-False-Alarm-Rate                 |
| CPLD   | Complex Programmable Logic Device         |
| CPU    | Central Processing Unit                   |
| CREW   | Current Read Exclusive Write              |
| DDL    | Double Dabble Algorithm                   |
| DDR    | Dynamic Random Access                     |
| DGAS 🔘 | Distributed Global Address Space          |
| DLL    | Delay-Locked Loop                         |
| DLP    | Data-Level Parallelism                    |
| DSK    | Digital Signal Processing Kit             |
| DSM    | Distributed Shared Memory                 |

| DSP | Digital Signal Processing |
|-----|---------------------------|
|     |                           |

| FIFO | First-In-First-Out |
|------|--------------------|
|      |                    |

Frequency Modulated-Continuous Waveform FMCW

- Field Programmable Gate Array FPGA
- FSK Frequency-Shift Keying
- General Purpose Input / Output GPIO
- GSB General Switch Box
- srieinal copyrient Hardware Description Language HDL
- IEEE Institute Of Electrical And Electronic Engineering
- ILP Instruction-Level Parallelism
- IP Intellectual Property
- IR **Invisible** Radiant
- LCD Liquid Crystal Display
- LF Loop Filter
- LIFO Last-In-First-Out
- Look-Up Table LUT
- Multiple Instruction Multiple Data MIMD

#### Multiple Instruction Single Data MISD

- Massively Multi-processing MMP
- MPSoC Multiprocessor System-on-Chip
- Native Circuit Description NCD
- by original copyright NEEK Nios II Embedded Evaluation Kit
- Non-Uniform Memory Access NUMA
- PD Phase Detector
- PE Processing Element
- PLD Programmable Logic Devices
- PLL Phase-Locked Loop
- PRAM Parallel Random Access Memory
- PWM **Pulse Width Modulation**
- ROM Read-Only Memory
- RTL Register Transfer Level
- SAR Synthetic-Aperture Radar
- Semi-Active Radar Homing SARH
- SIMD Single Instruction Multiple Data

- SISD Single Instruction Single Data
- SMP Symmetric Multi-processing
- System on Chip SoC
- Static Random-Access Memory SRAM
- TLP Thread-Level Parallelism
- UMA Uniform Memory Access
- Unified Modeling Language UML
- original copyright VCO Voltage-Controlled Oscillator
- VHSIC Hardware Description Language VHDL
- othisitemise Very High Speed Integrated Circuit VHSIC

# Reka bentuk dan Pelaksanaan Sistem Laser Missile Frekuensi jamming Menggunakan Spatial Parallelisme pada FPGA untuk Prestasi Yang Lebih Baik dan Pengendalian Yang Lebih Baik.

#### ABSTRAK

Apabila sesuatu pemprosesan terdapat banyak data masukan pada satu masa, peneroka mekanisme keselarian diperlukan. Keselarian ruang yang boleh menyediakan keupayaan untuk menduplikasi petugas bagi modul tertentu. Kekerapan sistem jamming semasa mempunyai keupayaan untuk mengesan isyarat satu frekuensi pada satu masa dan menghadapi isu kritikal seperti kelewatan dalam pemprosesan isyarat. Kelewatan ini dianggap sebagai sebab semula jadi untuk modul sistem seni bina atau cara di mana isyarat-isyarat ini diproses atau keupayaan pengkomputeran modul ini. Mengesan frekuensi yang dipancarkan daripada berganda dicadangkan laser peluru berpandu pelancar dilakukan dalam kajian ini. Menggunakan mekanisme keselarian ruang atas FPGA memperkaya sistem yang dicadangkan dengan pelbagai ciri-ciri kritikal. Ciri-ciri ini diperolehi dianggap sebagai faktor utama dalam mana-mana kegagalan sistem atau kejayaan seperti mengurangkan kos sistem, mempercepatkan prestasi sistem serta meningkatkan sistem bersama dengan mengurangkan penggunaan kuasa. Seluruh sistem Laser Missile Frekuensi Jamming direka dan dilaksanakan pada Field Programmable Gate Array (FPGA) cip. Sistem yang dicadangkan disintesiskan dan dinilai berdasarkan Nios II Embedded Evaluation Kit (NEEK). Prestasi sistem yang dicadangkan menunjukkan kecepatan berskala dan prestasi sistem boleh dipertingkatkan. Pelaksanaan itu mencapai pemprosesan diterima dan kerumitan yang lebih rendah (saiz kecil (2604)) elemen logik dari segi penggunaan sumber FPGA dan kekerapan operasi yang tinggi (200 MHz)). Di samping itu, kaedah reka bentuk struktur juga membolehkan kebolehan untuk diskala oleh sebagai keseluruhan sistem berkembang.

### Design and Implementation of Laser Missile Frequency Jamming System Using Spatial Parallelism on FPGA for Better Performance and Throughput

#### ABSTRACT

When a processing multiple data input at a time, exploring the parallelism mechanism is required. The spatial parallelism can provide the ability for duplicating the task for a specific module. The current Frequency Jamming systems have the ability to detect one frequency signal at a time and confront critical issue like delay in processing the signals. This delay is considered as a natural reason for the system modules architecture or in which way these signals were processed or even the computational ability of these modules. Detecting the emitted frequencies of four proposed laser missiles launchers is done in this research. Applying the spatial parallelism mechanism over the FPGA enriches the proposed system with multiple critical features. These gained features are considered as a key factor in any system failure or success like decreasing the system cost, speed up the system performance as well as increasing the system alongside with decreasing the power consumption. The entire Laser Missile Frequency Jamming system is designed and implemented on Field Programmable Gate Array (FPGA) chip. The proposed system is synthesized and evaluated based on the Nios II Embedded Evaluation Kit (NEEK). The performance of the proposed system shows scalable speedup and enhanced system performance. The implementation has achieved acceptable throughput and lower complexity (small size (2604)) logic elements in terms of FPGA resource usage and high operating frequency (200 MHz)). In addition, the structural design methodology also allows scalability of the ECCA as the entire system grows.

orthis ternis

#### **CHAPTER 1**

#### **INTRODUCTION**

#### 1.1 Overview

The most core aspects that should be addressed in system development are improving the overall system performance as well as pushing the system towards responding in real-time manner. These features can force hard constraints in the complex systems; therefor the need for adopting more and more sophisticated mechanisms which can be embedded within these systems is increasing. The embedded systems can perform much more complexity than the general purpose systems.

The embedded systems considered as a reactive system, meaning that these systems react to the environment in a continuously manner and most of those embedded systems have the real-time respond characteristic. The trend in development embedded systems is moving away from being restricted to a specific function while the alternative trend was the flexibility to add, modify, and even delete sub-functionality units of the embedded system. In fact, the changes in embedded systems world are occurring even while this research is being written and the ambition is to make these embedded systems faster and smaller as possible as can. One of the application areas that the embedded systems cover is the mission critical which includes frequency jammer, radar, avionic, and spacecraft.

This thesis is to provide the ability to processing multiple signals at time and detect the frequencies used to guide multiple laser missiles that can be launched to strike a target and to control multiple defused platforms in the same time in case that more than one missile launcher are used to strike a specific target. The key proposition of this thesis is that the efficiency of the embedded systems that can used to implement jamming functionalities can be improved via applying the parallelism principle (Shalf, 2007). The proposed design improved the utilization of the processing cores since that the sub-functionalities has been distributed among those cores to be processed which resulting in increasing the system overall performance and also reducing the total time required for processing. Extra functionality units have been added to the proposed system to decrease the processing time and to provide a concurrent processing design.

Although this thesis focused on improving the system performance and increasing the throughput via applying the spatial parallelism, the relatively complexity has been taken into consideration whereas the mapping tasks from the high-level designing stages into a lower-level sub-tasks could reducing the complexity of the functionality units. The proposed design strived to simplify the complex tasks in order to provide a system with real-time respond as much as possible. The hard competition between the Giant companies and the need to meet the customer requirements made it imperative for those companies to consider some key features when designing and implementing their systems. The most important features which should be taken in consideration are the reconfigurability, cost, power consumption, and time to market. The FPGA has all of these features and more characteristics like the ability to process data in parallel manner, and reliability.

Nowadays FPGA-based systems could combine the advantages of both of DSPs and ASIC which resulted in systems capable for rapid development cycles, high flexibility, high reliability, easy upgrading, and moderate costs (Demler, 2011; Joost & Salomon, 2005; Wilson, 2009). This research used the FPGA to design and implement its functional units to gain the advantage of these features and even more. The harnessing of the FPGA resources in this project resulted in higher performance and better throughput since the spatial parallelism has been used to implement it.

As the code is broken into discrete parts, each is treated as an independent process that can be executed concurrently via various modules. In this case, the interpolation algorithm can be clearly divided into a set of independent processes using a coarsegrained approach to parallelism in which the computation of an interpolated value for each grid cell in the lattice is treated independently from the computation of values for all other cells. Where firstly, the jammer analyses the signal's spectrum which was received from frequency hopped transmitter, extracts the signal's features; then takes the features to the frequency synthesizer and controls the frequency synthesizer to produce the same hopping frequency; finally sends the narrow-band interference signals to display units on board like the LCD touch screen.

The time and the cost as well as the power consumption consider as critical factors which determines the failure or the success of any systems in general and the embedded systems specially. To solve these problems, the need for processing multiple signals by a system instead of processing single signal at a time is required. Accordingly, FPGA-based frequency jamming system design is proposed to process multiple signals using the spatial parallelism principle. The proposed design consists of modules suitable for control-intensive tasks and custom accelerator cores suitable for data-intensive tasks. The use of the system functionality units reduces the design effort to process a single data input per time separately.

### **1.2** Problem Statement and Motivation

When the functionality of the system is critical and closely related to human life, the ability of these systems to process data in real-time respond and taking an accurate decision-making with lower complexity as much as possible must be considered. The frequency jamming system can be included within this category, where the computational platform for such a system should be accurate, efficient, and robust. In addition, such systems with functionality like the jamming system should be portable and scalable.

Nowadays processing platforms of the frequency jamming systems have a core problems represented in their complexity and the time required to process signals. The delay of processing can be considered as a nature result for the system design, the power consumed to perform the system functionality and other reasons. For these key reasons and more, these platforms used to implement the frequency jamming functionality are not capable to provide the requirements for effective and fast processing systems. In order to reduce the complexity of the system and reduce the delay time required for processing data, the spatial parallelism principle can be applied with a concurrent design to have an efficient and real-time frequency jamming system.

The other issue which has been handled by this proposed design is to process multiple signals at a time and to control multiple platforms to direct the platforms towards the air jets.

#### **1.3** Research Objectives

The aim of this research is to design and implement a frequency jamming which harnessed the principle of the spatial parallelism and obtain the full advantage of the FPGA unique features. In order to achieve this aim, the objectives of this research are:

1. To design and implement an embedded frequency jamming system using spatial parallelism on FPGA including the following specifications:

- i. Decreased system overall complexity level, improved operating frequency, consumed chip resources, and improved throughput.
- ii. Speed up the processing time, increase the processing cores utilities, and reduce the delay occurring in the processing modules.

2. To verify and evaluate the design performance of the system by using FPGA CAD tool and on board testing.

## 1.4 Research Scopes

This research focused on aspects which should be improved to increase the frequency jamming systems performance and throughput via using the characteristics embedded within the FPGA as well as explaining the designed system which has been implemented on the FPGA's board. These aspects which has been improved are included the processing of multiple data per time by harnessing the spatial parallelism principle. The results obtained from this research has been presented and analyzed not for the final system response only, but also for each stage of the system modules in order to be understood by other researchers and readers.