

DESIGN AND ANALYZE DIFFERENT TOPOLOGIES OF SINGLE PHASE MULTILEVEL INVERTER

by

MOHD SAIFUDDIN BIN YUSOFF

Report submitted in partial fulfillment
of the requirements for the degree
of Bachelor of Electrical System Engineering



June 2011

**DESIGN AND ANALYZE DIFFERENT TOPOLOGIES OF
SINGLE PHASE MULTILEVEL INVERTER**

MOHD SAIFUDDIN BIN YUSOFF

**SCHOOL OF ELECTRICAL SYSTEM ENGINEERING
UNIVERSITI MALAYSIA PERLIS
2011**

ACKNOWLEDGEMENT

First of all I would like to thanks to my supervisor, Mr. Baharuddin Bin Ismail for his valuable advice and instruction in helping me to complete my project. Without his enormous assistance and guidance, this project and report would not be successful complete.

Secondly, thanks to my parents for being supportive and friends that always helpful and sharing the information. Thanks a lot also, to other lecturers, laboratory assistant and technician for letting me use all the equipment during complete my project. Without help and support from all, I might be not able to submit this project on time.

Once again, a thousand thanks to all of people those who cooperate involve in completing my final year project.

DECLARATION SHEET

I hereby declare that my Final Year Project Thesis is the result of my research work under supervision of EN. BAHARUDDIN BIN ISMAIL. All literature sources used for the writing of this thesis have been adequately referenced.

Name (in capitals) : MOHD SAIFUDDIN BIN YUSOFF
Candidate number : 081090507
Supervisor : BAHARUDDIN BIN ISMAIL
Title of thesis (in capitals) : DESIGN AND ANALYZE DIFFERENT
TOPOLOGIES OF MULTILEVEL INVERTER



Candidate's signature: Supervisor signature:

Date:

Date:

APPROVAL AND DECLARATION SHEET

This project report titled Design And Analyze Different Topologies Of Multilevel Inverter was prepared and submitted by Mohd Saifuddin Bin Yusoff (Matrix Number: 081090507) and has been found satisfactory in terms of scope, quality and presentation as partial fulfillment of the requirement for the Bachelor of Engineering (Electrical System) in Universiti Malaysia Perlis (UniMAP).

Checked and Approved by

(BAHARUDDIN BIN ISMAIL)

Project Supervisor

**School of Electrical System Engineering
Universiti Malaysia Perlis**

June 2011

DESIGN AND ANALYZE DIFFERENT TOPOLOGIES OF SINGLE PHASE MULTILEVEL INVERTER

ABSTRACT

Conventional inverters have limitation in high voltage and high power applications. Lately, multilevel inverters are popular for high power applications due to its improved harmonic profile and increased power ratings. There is a lot of literature regarding the topology and control techniques of multilevel inverters. Thus the purpose of this project is to analyze and compare the performance between three multilevel inverter topologies of a 7, 9, 11 level multilevel inverter. Simulation studies on the operation of the multilevel inverter are done using the PSIM9 software. Analyses on the performance of the three topologies are based on the fundamental voltage, output voltage waveform, output current waveform and total harmonic distortion (THD). The general concept of a multilevel inverter is to synthesize a sinusoidal voltage from several levels of voltages. By having more than two levels to build the sinusoidal voltage, harmonic distortion of the waveform is significantly minimized.

ABSTRAK

Penyongsang konvensional mempunyai batasan yang tertentu terutamanya dalam aplikasi voltan dan kuasa tinggi. Sejak kebelakangan ini, penyongsang pelbagai aras semakin mendapat tumpuan dalam pelbagai aplikasi kuasa tinggi kerana jumlah harmoniknya adalah sedikit dan meningkatkan penjanaan keluaran kadaran kuasa. Sekarang terdapat banyak kajian latarbelakang terhadap topologi dan teknik kawalan penyongsang pelbagai aras. Tujuan utama projek ini dijalankan adalah untuk menganalisis dan membandingkan diantara tiga topologi penyongsang pelbagai aras. Dalam projek ini, simulasi keatas operasi penyongsang pelbagai aras telah dilakukan dengan menggunakan perisian PSIM9. Analisis terhadap kedua-dua penyongsang adalah berdasarkan isyarat voltan dan arus keluaran, serta jumlah herotan harmonik. Konsep asas penyongsang pelbagai aras ialah dengan menghasilkan bentuk sinusoidal daripada beberapa aras voltan. Dengan adanya dua atau lebih aras voltan untuk menghasilkan bentuk sinusoidal, harmonik di gelombang keluaran dapat dikurangkan. Konsep asas penyongsang pelbagai aras ialah dengan menghasilkan bentuk sinusoidal daripada beberapa aras voltan. Dengan adanya dua atau lebih aras voltan untuk menghasilkan bentuk sinusoidal, harmonik di gelombang keluaran dapat dikurangkan.

TABLE OF CONTENTS

	Page
ACKNOWLEDGEMENT	i
DECLARATION SHEET	ii
APPROVAL AND DECLARATION SHEET	iii
ABSTRAK	iv
ABSTRACT	v
TABLE OF CONTENT	vi
LIST OF TABLES	vii
LIST OF FIGURES	ix
LIST OF SYMBOLS, ABBREVIATIONS AND NOMENCLATURES	xi
CHAPTER 1 - INTRODUCTION	
1.1 Project Background	1
1.2 Problem Statement	2
1.3 Objective	3
1.4 Project Scope	3
1.5 Project Overview	4
1.6 Report Outline	5
CHAPTER 2 - LITERATURE REVIEW	
2.1 Introduction	6
2.2 Different Between Inverter And Multilevel Inverter	7
2.2.1 Inverter	7
2.2.2 Multilevel Inverter	8

2.3 Advantage and Disadvantage	10
2.4 Type of Multilevel Inverter	12
2.4.1 Diode Clamp Multilevel Inverter	12
2.4.2 Flying Capacitor Multilevel Inverter	15
2.4.3 Cascaded Multilevel Inverter	17
2.5 Pulse Width Modulation (PWM)	19

CHAPTER 3 - METHODOLOGY

3.1 Introduction	20
3.2 Understand The Topic of Project	21
3.3 Literature review	21
3.4 Gathering and Arranging The information	21
3.5 Simulation	21
3.5.1 Software Selection	22
3.5.2 Drawing The Circuit	22
3.5.3 Get The Result	23
3.6 Analyze The Data And Result	24

CHAPTER 4 - RESULTS AND DISCUSSIONS

4.1 Introduction	25
4.2 Multilevel Inverter Circuit And Waveform	26
4.3 Output Voltage And Current Waveform	45
4.4 Comparison Between Multilevel Inverter Topologies	51

CHAPTER 5 - CONCLUSION AND RECOMMENDATION

5.1 Conclusion	52
5.2 Recommendation	53

REFERENCES	54
-------------------	-----------

APPENDICES

LIST OF TABLES

Table No.		Page
2.1	Table of diode clamp voltage level and switching state	16
2.2	Advantage and disadvantage of DCMI	16
2.3	Table of capacitor clamp voltage level and switching state	18
2.4	Advantage and disadvantage of CCMI	19
2.5	Cascaded multilevel inverter voltage level and switching state	21
4.1	Table percentage of THD	50
4.2	Voltage and current output waveform	56
4.3	Comparison of power component in multilevel inverter	57

© This item is protected by original copyright

LIST OF FIGURES

Figures No.		Page
1.1	Multilevel inverter system	4
1.2	Project flowchart	5
2.1	Full bridge inverter circuit	9
2.2	Single phase inverter	11
2.3	Diode clamp multilevel inverter circuit	14
2.4	Capacitor clamp multilevel inverter circuit	17
2.5	Cascaded multilevel inverter circuit	20
3.1	Research flowchart	24
3.2	Simulation flowchart	26
3.3	Diode clamp multilevel inverter circuit	27
3.4	Output staircase waveform	28
4.1	7 level capacitor clamp circuit	32
4.2	THD for 7 level capacitor clamp multilevel inverter	33
4.3	7 level diode clamp circuit	34
4.4	THD for 7 level diode clamp multilevel inverter	35
4.5	7 level cascaded multilevel inverter circuit	36
4.6	THD for 7 level cascaded multilevel inverter	37
4.7	9 level capacitor clamp circuit	38
4.8	THD for 9 level capacitor clamp multilevel inverter	39

Figure No.		Page
4.9	9 level diode clamp circuit	40
4.10	THD for 9 level diode clamp multilevel	41
4.11	9 level cascaded multilevel inverter circuit	42
4.12	THD for 9 level cascaded multilevel inverter	43
4.13	11 level capacitor clamp circuit	44
4.14	THD for 11 level capacitor clamp multilevel inverter	45
4.15	11 level diode clamp circuit	46
4.16	THD for 11 level diode clamp multilevel inverter	47
4.17	11 level cascaded circuit	48
4.18	THD for 11 level cascaded multilevel inverter	49
4.19	Output voltage and current waveform for 7 level CCMI	51
4.20	Output voltage and current waveform for 7 level DCMI	52
4.21	Output voltage and current waveform for 7 level CCMI	52
4.22	Output voltage and current waveform for 9 level CCMI	53
4.23	Output voltage and current waveform for 9 level DCMI	53
4.24	Output voltage and current waveform for 9 level CCMI	54
4.25	Output voltage and current waveform for 11 level CCMI	54
4.26	Output voltage and current waveform for 11 level DCMI	55
4.27	Output voltage and current waveform for 11 level CCMI	55

LIST OF SYMBOLS, ABBREVIATIONS AND NOMENCLATURES

Ac	-	Amplitude of the carrier signal
Am	-	Amplitude of the modulating signal
CCMI	-	Capacitor-clamp multilevel inverter
DC	-	Direct current
DCMI	-	Diode-clamped multilevel inverter
E	-	DC voltage input
fc	-	Frequency of the carrier signal
fm	-	Frequency of the modulating signal
IGBT	-	Insulated gate bipolar transistors
m	-	Number of levels
ma	-	Amplitude modulation index
mf	-	Frequency modulation index
NPC	-	Neutral-point Clamped
PWM	-	Pulse Width Modulation
SPWM	-	Sinusoidal Pulse Width Modulation
SVPWM	-	Space Vector Pulse Width Modulation
THD	-	Total Harmonic Distortion