CHAPTER 4

RESULTS AND DISCUSSION

4.1 Introduction

This chapter discussed about how the data was analyzed until the high-speed design was obtained. From the lowest level designs to the highest-level designs that have been made, the waveforms were analyzed whether it is correct or not based on the CSA truth table (Table 3.1). The results are based on the Quartus II software.

4.2 Result and discussion

4.2.1 Output waveform delay

The result comparison of delay between five full adders designs are shown in Table 4.1. Based on these circuit designs referred to Figure 2.4 until Figure 2.8, the total gates logic of the design influenced the result. The gates logic is differ, but the total number of gates logic being used is same each other. The delay differences can be seen only in the highest-level circuit design. The highest-level circuit design contained four 16-bits CSA in three levels with six operands. Table 4.1 shows the FA waveform based on circuit design.

DESIGN	FA1(ns)	FA2(ns)	FA3(ns)	FA4(ns)	FA5(ns)
FA	10.6	10.6	10.6	10.6	10.6
4-bits CSA	18	18	18	18	18
16-bits CSA	18	18	18	18	18
4-bits RCA	20.4	20.4	20.4	20.4	20.4
17-bits RCA	20.7	20.7	20.7	20.7	20.7
Six operands 16-bits CSA	23.1	23.4	23.4	23.4	23.4
Three levels six operands					
of 16-bits CSA + RCA	27.9	28.8	28.8	29.1	28.5

 Table 4.1: Comparison delay between FA circuits design

This project began by focusing on the full adder (FA) design. Firstly, the waveform output of functional mode simulation has been taken (refer to Figure 4.2) to compare and referred to the truth table in Table 2.1. The outputs design is accurate if the output value met the truth table as shown in Table 2.1. The functional mode simulation waveform output responded at the same time of any changes of inputs. A, B and Ci were the input while the output were Sum and Co. Ci stands for Carry input while Co stands for Carry out. At the second cycle timing, the A input value has changed from 0 to 1 inputs. Hence, the Sum output responded at the same cycle timing and gives the value of 1. Meanwhile the Co responded at 0 value. The marked tpd or also known as delay can be seen at the Sum output at the timing simulation waveform shown in the Figure 4.2. Figure 4.2 shows that the delay is almost 1 cycle. Figure 4.3 shows the longest delay data of FA design.



Figure 4.1: The functional simulation mode waveform of FA



Figure 4.2: The timing simulation mode waveform of FA

10	nfo: Longest tpd from source pin "A" to destination pin "Sum" is 20.500 ns
4	Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 2; PIN Node = 'A'
1	Info: 2: + IC(7.200 ns) + CELL(2.700 ns) = 12.800 ns; Loc. = LC6_C30; Fanout = 1; COMB Node = 'inst1'
4	Info: 3: + IC(2.700 ns) + CELL(5.000 ns) = 20.500 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'Sum'
1	Info: Total cell delay = 10.600 ns (51.71 %)
14	Info: Total interconnect delay = 9.900 ns (48.29 %)

Figure 4.3: Longest delay of FA circuit design

The simulation process of 16-bits CSA produced the functional and timing waveform. The waveform has been compared and checked based on the truth table of 16-bits CSA shown in the Table 3.1 to ensure precisely output. To make it easier for the output to be read and measured, the waveform was first built in functional simulation mode as shown in the Figure 4.4. A, B, and C are the inputs while R and S are the outputs. R stands for Carry Out while S stands for Sum. As mentioned, the outputs change as the changes of inputs. These output values calculated using equation 1.0 and compared to the waveform value. The output waveform value is compatible with the calculated value.

	Value at	Ops 1	0.0 ns 2	0.0 ns 30.	.0 ns 40.	Ons :	0.0 ns 6	0.0 ns 70.	.0 ns 80.	Dins 90.	Ons
Name	48.2 ns					48.19) ns				
±Α	H 0008	0000	0002	0004	0006	0008	X 000A	X 000C	OOOE	0010	0012
+ B	H 0364	035C	035E	0360	0362	0364	0366	0368	036A	036C	036E
€	H 8543	853B	X 853D	853F	8541	8543	8545	8547	8549	854B	854D
± S	H 862F	8667	8661	865B	8625	862F	8629	8623	862D	8637	8631
± R	H 0140	0118	011E	0124	0142	0140	0146	X 014C	014A	0148	014E

Figure 4.4: The functional simulation mode waveform of 16-bit CSA

Based on Figure 4.5, the delay output can be seen clearly at the marked Tpd. At the first cycle of inputs, the output values are remains as same as the output value at the previous cycle. Thus, the change of output value at the first cycle input cannot be seen. At the second cycle of inputs the outputs responded at the fourth cycle period. This delay has been referred and compared to the Figure 4.4 to ensure to get the accurate value. Compared between Figure 4.5 and Figure 4.4, there are different delays of each output but the outputs at Sum and Carry out is similarly. The output waveform value in the Figure 4.5 cannot be considered until it meet the same value as in the Figure 4.4. This is the reason why the functional waveform has to read first to avoid misread value being taken in the timing simulation mode.

Val		Value at	Ops 10.	Qrs 20.	ļins 30	≬rs	40.) ns
Na	ane	48.2ns						
Ð,		H 0008	(000)	0002	0004	χ	0006	8000
E 8		H 0364	(035C	035E	(0360	(0362	0364
•		H 8543	8538	8530	853F		8541	8543
E S		H 8658		8667		(865	8661) 8883))26(8
	-\$15	81		v	Tod	<hr/>		
	-S14	80		·	_ ipu	~		
	-\$13	80						
	-S12	80						
	-\$11	80						
	-S10	81						
	-59	81						
	-S8	80						
	-S7	80						
	-S6	81						
	-S5	80						
	-\$4	81			1			
	-S3	81						
	-S2	80						
	-S1	81						
	∟So	81						
. 🗉 🕅		H 0124		0118		<u>x 011A</u>)	011E	<u>X 011C XX 0134)</u>

Figure 4.5: The timing simulation mode waveform of 16-bits CSA

The longest delay of 16-bits CSA data can be seen in the Figure 4.6.

) [i	fo: Longest tpd from source pin "B7" to destination pin "R7" is 27.600 ns
-0	Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_84; Fanout = 2; PIN Node = 'B7'
ŀ.	Info: 2: + IC(7.200 ns) + CELL(2.700 ns) = 20.200 ns; Loc. = LC5_B51; Fanout = 1; COMB Node = '4-CSA:inst6 FA:inst3 inst2'
LQ)	Info: 3: + IC(2.400 ns) + CELL(5.000 ns) = 27.600 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'R7'
L.	Info: Total cell delay = 18.000 ns (65.22 %)
LQ	Info: Total interconnect delay = 9.600 ns (34.78 %)

Figure 4.6: The longest delay of 16-bits CSA

The simulation process of six operands of 16-bits CSA produced the functional and timing waveform. The waveforms can be seen in Appendix D (i), Appendix D (ii) and Appendix D (iii). The waveform has been compared and checked based on the truth table of 16-bits CSA shown in the Table 3.1 to ensure precisely output.

The simulation process of three levels six operands of 16-bits CSA with RCA produced the functional and timing waveform. The waveforms can be seen in Appendix D (vii) and Appendix D (vii).

The difference of basic design and modified design waveform is the existence of clock. The simulation process of modified 16-bits CSA produced the functional and timing waveform.

	Value at	0 ps	10.0 ns	3	20.0 ns	30.0) ns	40.0 ns	50	.0 ns	60.0 ns
Name	18.06 ns			18.0	59 ns						
ΗA	H 0002		000 X	0002		0004)	0006) X	0008	X 000A	
🗄 B	H 035E		35C X	035E		0360)	0362		0364	0366	
⊞ C	H 853D	8	53B X	853D		853F)	8541		8543	8545	
CLK	B 1										
⊞ S	H 8667		0000	(8667	X 86	61 (865B) <u>8</u> 8	5 2 5 (862F
⊞ R	H 0118		0000	(0118	X 01	IE X	0124	(01	142 🛛	0140

Figure 4.7: The functional simulation mode waveform of modified 16-bits CSA

Figure 4.7 shows the output responded at the positive-edge clock based of the used of D flip-flop. At the Figure 4.7, the first timing cycle outputs responded at the positive edge clock at its cycle and so on.

Differ with figure 4.8, the outputs of first cycle period inputs are responded after the third positive edge clock. The delay is about one and half cycle clock. The delay or Tpd can be seen in the Figure 4.8. Each output's delay is different but the precisely output can be identified by the comparison of Figure 4.7 output waveform. The longest delay of this circuit can be seen in the Figure 4.9.

	Value at	Ops 10.	Ons 20.	Ons 30.	Qne	40.0 ns
Name	37.34 ns				37.3	36ns J
A B	H 0006	0000	(0002	((0)4	0006	χ 0008
B B	H (062	0350	035E	(0350	(0362	X 0364
E C	H 8541	8538	(853D	(853F	(8541) 8543
CLK	81					
I S	H 8667		000		3668	8667
-S.	81					
-s.	80					
-s.	80					
-s.	BO					
- <u>s</u> .	BO			Tpd		
- <u>s</u> .	81					
-59	B1					
-58	80					
-\$7	BO					
-58	B1					
-\$	81			-		
-54	80					
-53	BO					
-S2	81					
-S1	81					
LSo	B1					
B R	H 0118		000		X 01 18	<u>)</u> 011A

Figure 4.8: The timing simulation mode waveform of modified 16-bit CSA



Figure 4.9: The longest delay of modified 16-bits CSA

The simulation process of modified six operands of 16-bits CSA produced the functional and timing waveform. The waveforms can be seen in Appendix D (iv) and Appendix D (v). Meanwhile the simulation process of modified three levels six operands of 16-bits CSA with RCA produced the functional and timing waveform. The waveforms can be seen in Appendix D (ix) and Appendix D (x).

4.2.2 Speed

Based on the Figure 4.10, the basic design speed has been measured. The difference of both the major design of this project, in basic design circuit, referred to the Figure 4.10 and modified design circuit, referred to the Figure 4.12 is 73.25MHz. The existence of pipeline proved that the design could be speed up.

	Value
From	1IN-16BITX5-DLATCH:inst[1IN-16BIT-DLATCH:inst3]1IN-4B
То	1IN-3BIT-DLATCH:inst5jinst9
Clock period	59.400 ns
Frequency	16.84 MHz
r	100 ¹²⁵ 150

100 ¹²⁵ 150 75 175 50 200 25 225 0 MHz 250

Figure 4.10: Speed of non-pipelined three level 16-bit CSA with RCA

Based on the Figure 4.11 and figure 4.12, the addends of gates logic of RCA in the Figure 4.12 decrease 0.9%. This modified high-speed design used four stages of pipelining.

Refer to the Figure 3.8 and Figure 3.9, the pipeline do not put at the RCA stage. This is because of the pipeline does not have to exist at each stages of design, but depends on its needed. The unused of existence D flip-flop would decrease its speed while increased the number of hardware used and increased its cost.



Figure 4.11: Speed of modified Six operands of 16-bits CSA

Value
M-60PERAND16-BITCSA:inst2 2IN-16BIT-DLATCH:inst1 2I
M-60PERAND16-BITCSA:inst2 2IN-16BIT-DLATCH:inst5 2I
11.100 ns
90.09 MHz



Figure 4.12: Speed of modified three level of 6 operands 16-bit CSA with RCA

4.3 Conclusion

Based on the analysis in this chapter, the data can be concluding as shown in the Table 4.2. Since the design is in the basic, the delay can be measured. The complex the design, the bigger delay. Since the existence of clock in the circuit design, the speed can be measured. The speed increases rapidly with the existence of pipeline at each stages of circuit design.

		Speed
DESIGN	Delay(ns)	(MHz)
FA	10.6	-
4-bits CSA	18	-
16-bits CSA	18	-
4-bits RCA	20.4	-
17-bits RCA	20.7	-
Six operands 16-bits CSA	23.1	-
Three levels six operands 16-bits + RCA	27.9	-
Non-pipelined three levels six operands 16-bits + RCA	-	16.84
Modified Six operands 16-bits CSA	-	90.91
Modified three levels Six operands 16-bits + RCA	-	90.09

Table 4.2: The analysis data throughout achieves design