SIMULATION ON EFFECTS OF DIFFERENT TYPES OF CHANNEL/DRAIN ENGINEERING STRUCTURE ON MOS DEVICE PERFORMANCE

NORAZLINA BINTI MOHD AMIN

SCHOOL OF MICROELECTRONIC ENGINEERING UNIVERSITI MALAYSIA PERLIS

2007

SIMULATION ON EFFECTS OF DIFFERENT TYPES OF CHANNEL/DRAIN ENGINEERING STRUCTURE ON MOS DEVICE PERFORMANCE

by

NORAZLINA BINTI MOHD AMIN

Report submitted in partial fulfillment of the requirements for the degree of Bachelor of Engineering



MARCH 2007

ACKNOWLEDGEMENT

First and foremost, I would like to thank Allah the Almighty for giving me the strength and guidance to accomplish my Final Year Project. Without His guidance, I will certainly not be able to complete this task successfully.

I would like to thank both my parents and my siblings for their moral and financial support. Without their love and care, I will not have the physical and mental strength to face the challenges in life.

I am deeply grateful to Puan Noraini Binti Othman, the lecturer of School Microelectronic Engineering as the project supervisor for her hard work, patience and guidance. Thank you for all of your support, guidance and encouragement.

I would also like to thank all Universiti Malaysia Perlis's (UniMAP) staffs especially from the School of Microelectronic Engineering; the Dean (Prof. Madya Dr. Zaliman Sauli), the lecturers, and other staffs for their guidance into preparing us before and during completing the Final Year Project. For the name that I forgot to mentioned here, thank you for your help.

Last but not the least, I would like to thank Mr. Chin Seng Fatt, all my friends at UniMAP and to other people that had involved specifically or generally in fulfilling my Final Year Project and may God the Almighty bless you all.

Thank you very much.

APPROVAL AND DECLARATION SHEET

This project report titled Simulation on Effects of Different Types of Channel/Drain Engineering Structure on MOS Device Performance was prepared and submitted by Norazlina Binti Mohd Amin (Matrix Number: 031010367) and has been found satisfactory in terms of scope, quality and presentation as partial fulfillment of the requirement for the Bachelor of Engineering (Microelectronic Engineering) in Universiti Malaysia Perlis (UniMAP).

Checked and Approved by

(NORAINI BINTI OTHMAN) Project Supervisor

School of Microelectronic Engineering Universiti Malaysia Perlis

March 2007

ABSTRAK

Projek tahun akhir ini merupakan satu analysis terhadap kesan penggunaan tiga jenis sturuktur kejuruteraan 'channel/drain' terhadap persembahan 'MOS transistor'. Sebagai asas projek, proses resipi untuk 0.35µm daripada UC Berkeley telah digunakan sebagai rujukan. Projek ini dihasilkan dengan mengekalkan parameter yang lain dan hanya mengubah struktur 'channel/drain'. Struktur MOS ini dihasilkan dengan menggunakan TSUPREM4. Struktur kejuruteraan 'channel/drain' yang dihasilkan adalah LDD, MDD dan Halo-Implantation. Ini diikuti dengan analisis mengenai sifat elektrik dengan menggunakan MEDICI. Parameter yang dikaji ialah voltan ambang, 'slope' yang linear, arus tertutup dan 'slope' sub-ambang. Daripada keputusan, didapati bahawa NMOS Transistor dengan struktur 'Halo Implantation' memberi persembahan yang terbaik. Voltan ambang untuk 'Halo Implantation' adalah 0.2613 V dengan arus tertutup sebanyak 9.1553 x 10^{-3} A/um. Voltan ambang yang rendah menunjukkan bahawa hanya voltan pada gate yang rendah diperlukan untuk membuatkan transistor berfungsi. Manakala, arus tertutup yang rendah memberikan nilai yang kecil terhadap kebocoran arus yang mengalir didalam transistor pada keadaan tertutup. Parameter lain yang dikaji adalah 'slope' yang linear dengan nilai 27.16 µA/µm-V dan 85.28 mV/dec untuk 'slope' sub-ambang.

ABSTRACT

This final year project is aimed to analyze the effects of three different types of channel/drain engineering structure on MOS transistor performance. As a project basis, a 0.35 μ m process recipe from UC Berkeley is used as reference. To proceed it, the other parameters need to be retained and only the channel/drain structure is altered. The MOS structure is first designed using TSUPREM4. The channel/drain engineering structures to be designed are Lightly Doped Drain (LDD), Moderately Doped Drain (MDD) and Halo-Implantation structure. This is followed by extraction of the electrical characteristic in MEDICI. Parameters that have been extracted are threshold voltage, linear slope, off-current and the subthreshold slope. From the results, it is found that NMOS transistor with Halo Implant structure gives the best performance. The threshold voltage (Vth) extracted for the halo implant structure is of 0.2613 V with off-current of 9.1553 x 10⁻³ A/um. The low Vth obtained shows that only a small amount of Vg is needed to turn-on the transistor. Meanwhile, low value of off-current means that only a small amount of leakage current flows when the transistor is in the 'off' condition. Other parameters extracted are linear slope with value of 27.16 μ A/µm-V and subthreshold slope with value of 85.28 mV/dec.

TABLE OF CONTENTS

	Page
ACKNOWLEDGMENT	i
APPROVAL AND DECLARATION SHEET	ii
ABSTRAK	111
ABSTRACT	iv
TABLE OF CONTENTS	V
LIST OF TABLES	viii
LIST OF FIGURES	ix

CHAPTER 1 INTRODUCTION

1.0	Overview	1
1.1	Historical Background	1
1.2	Objective of the Work and Project Scope	5
1.3	Outline of the Report	7

CHAPTER 2 LITERATURE REVIEW

2.0	Overview	8
2.1	Lightly Doped Drain (LDD)	8
	2.1.1 Formation of LDD Structure	9
2.2	Moderately Doped Drain (MDD)	11
	2.2.1 Formation of MDD Structure	12
2.3	Halo Implantation	13
	2.3.1 Formation of Halo Implantation	14

CHAPTER 3 METHODOLOGY

3.1	Desig	n Methodology	16
3.2	Proce	ss Simulation Parameters Using TSUPREM4	17
	3.2.1	Silicon Substrate	18
	3.2.2	Pad Oxidation/Nitride Deposition	19
	3.2.3	Active Area Photo	20
	3.2.4	Field Implantation	21
	3.2.5	Local Oxidation of Silicon (LOCOS)	22
	3.2.6	Screen Oxidation	22
	3.2.7	Threshold Adjust Implant	23
	3.2.8	Gate	24
	3.2.9	Source and Drain	25
		(a) Lightly Doped Drain (LDD) Structure	25
		(b) Moderately Doped Drain (MDD) Structure	26
		(c) Halo Implantation Structure	28
	3.2.10) Titanium Deposition	29
	3.2.11	PSG Deposition	30
	3.2.12	2 Contact Hole Opening	31
3.3	Devic	e Simulation Using MEDICI	32

CHAPTER 4 RESULTS AND DISCUSSIONS

4.1	Proces	ss Simulation	33
	4.1.1	NMOS Structure of LDD, MDD and Halo Implantation	33
	4.1.2	Net Doping Concentration	35
	4.1.3	The Junction Depth	39
4.2	Devic	e Simulation	39
	4.2.1	The Drain Characteristic	39
		(a) The Drain Characteristic of NMOS with LDD Structure	40
		(b) The Drain Characteristic of NMOS with MDD Structure	41
		(c) The Drain Characteristic of NMOS with Halo Implantation	42

Structure

	4.2.2	The Gate Characteristic	43
		(a) The Gate Characteristics of NMOS with LDD Structure	43
		(b) The Gate Characteristics of NMOS with MDD Structure	44
		(c) The Gate Characteristics of NMOS with Halo Implantation	45
		Structure	
4.3	Summ	nary of Process Parameter and Electrical Characteristic of	46
	NMO	S with LDD, MDD and Halo-Implantation Structure	

CHAPTER 5 SUMMARY AND CONCLUSION

5.1	Summary and Conclusions	48
5.2	Recommendation for Future Project	49

REFERENCES

51

APPENDICES

Appendix A	54
Appendix B	64
Appendix C	70
Appendix D	72

LIST OF TABLES

Table Number

Page

4.1	Summary of Process Parameter and Electrical Characteristics	46
	of NMOS with LDD, MDD and Halo-Implantation Structure	

LIST OF FIGURES

Figure Number

Page

1.1	Basic MOS transistor	2
1.2	Drain characteristic of NMOS	3
1.3	Gate characteristic of NMOS	4
2.1	Lightly doped drain (LDD) structure	10
2.2	Moderately doped drain (MDD) structure	13
2.3	Halo Implantation structure	15
3.1	Summary of NMOS transistor design with three different	17
	types of channel/drain engineering structure	
3.2	Initial structure of silicon substrate	18
3.3	Structure of pad oxidation/nitride deposition	20
3.4	Structure after active area photo	20
3.5	Structure of field implantation	21
3.6	Structure of local oxidation of silicon (LOCOS)	22
3.7	Structure of screen oxidation	23
3.8	Structure of gate	24
3.9	The lightly doped drain (LDD) structure	26
3.10	The moderately doped drain (MDD) structure	27
3.11	The halo implantation structure	29
3.12	The titanium structure	30
3.13	The PSG structure	31

3.14	The complete structure of NMOS	31
4.1	NMOS with LDD structure	33
4.2	NMOS with MDD structure	34
4.3	NMOS with Halo Implantation structure	34
4.4	1D cut line plot of net doping concentration for NMOS	36
	with LDD structure	
4.5	1D cut line plot of net doping concentration for NMOS	37
	with MDD structure	
4.6	1D cut line plot of net doping concentration for NMOS	38
	with Halo Implantation structure	
4.7	Graph of I_D versus V_D for NMOS with LDD structure	40
4.8	Graph of I_D versus V_D for NMOS with MDD structure	41
4.9	Graph of I_D versus V_D for NMOS with Halo Implantation	42
	structure	
4.10	Graph of I_D versus V_G for NMOS with LDD structure	43
4.11	Graph of I_D versus V_G for NMOS with MDD structure	44
4.12	Graph of I_D versus V_G for NMOS with Halo-Implantation	45
	structure	