## CHAPTER 3

## METHODOLOGY

### 3.1 Overview

This chapter provides methodology for design flow and method using for design voltage control oscillator on six different part that related between one and each other. Firstly,netlist are cerate using text editor netlist. Netlist that was simulate through command promt can be view using waveform viewer. Using the Design Architect IC tool,schematic of voltage control oscillator are create. Waveform are analyze using waveform editor. Nest step is cerate layout base on schematic design rules. Running the DRC to identify the erros and try to fix it. Lastly, the process of LVS. It for identify and fix errors on layout and schematic also will be explain in detail here.

First part is design schematic follow the rule and value that been calculated before and set the value of length and width for transistor PMOS $n$ NMOS. Second part is analysis the waveform from result of simulate the schematic. After that, the important part is tuning the bias voltage, and the value of resistance to get result same as theory. Tuning part is the very important part for this project because from this part observation will be make either this project is success or failed.

The manufacturer design could be done by using special software such as Mentor Graphic software. The technology that been used is the TSMC035 (Taiwan Manufacturing Semi Conductor Company).

### 3.2 Circuit Description

Design schematic in figure 3.1 has designed using the value calculated in part design specification. This schematic is included two part, the biasing circuit and other part is oscillator circuit. For biasing circuit the value of Vbias have been tune to 0.689 V to get a suitable waveform. Vdd i set to 3.3 V because for lower value than 3.3 VV circuit cannot be drive. $M_{3}$ and $M_{4}$ operate in the triode regions, each acting as a variable resistor controlled by $\mathrm{V}_{\text {bias }}$. As $\mathrm{V}_{\text {bias }}$ become more positive, the on resistance of $\mathrm{M}_{3}$ and $\mathrm{M}_{4}$ increases, thus raising the time constant of the output and the lower value of $f_{\text {osc }}$. The output of VCO will go through to the input of the PMOS to get the oscillation at the output waveform. Before design of layout was done, the resistor is changes to PMOS transistor form and act as transistor. Calculation has done to get a length and width for PMOS to act as a resistor.


Figure 3.1: VCO Design Schematic Diagram

Cascade technique are apply to design the voltage control oscillator.,observation that either the circuit can drive low voltage by using the cascade techniques. Actually from the calculation value, it was to campare either it is different than the practical value. To get the exactly value, $\mathrm{V}_{\mathrm{GS}}$ has tuned base on calculation. Then, analyzied the waveform from wavefrom editor. The output must be stable according to the project objective. If $\mathrm{I}_{\text {REF }}=\mathrm{I}_{\text {OUT }}$, the $\mathrm{V}_{\mathrm{GS}}$ will be tuned based on calculation guideline.

### 3.3 Design Specification

To reach the objective of the project certain specifications must be follow to get optimum result.

### 3.3.1 Specification

Base on design specification, the design supplied by $3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$. The power consumption is 20 mWhas been set up. According to the calculation, the powers are just assuming about $40 \%$ only. This is because in the real situation, the power cannot get $100 \%$ the real value.. So $40 \%$ is the suitable value for this design. The parameters $\mu \mathrm{n}, \mu \mathrm{p}$, Cox, $\mathrm{V}_{\text {THN }}, \mathrm{V}_{\text {THP }}, \gamma \mathrm{P}, \gamma \mathrm{n}, 2 \phi \mathrm{~F}$ are defined from MOS Spice Models [5].

### 3.3.2 Design Approach

Regarding from this design, the value $\mathrm{V}_{\mathrm{GS}}$ is very important to adjusting the circuit to get output in stable mode. Thus the Ibias must be calculate from triode region where the power comsumption has been set to 20 mW .s design, $\mathrm{I}_{\text {bias }}, \mathrm{I}_{\text {REF }}$ and $\mathrm{V}_{\mathrm{GS}}$ are not same value base on the $\mathrm{V}_{\mathrm{DD}}$ that are supply. The value $\mathrm{I}_{\text {bias }}$ is will be effect to hole calculation such as size of transistor, $\mathrm{V}_{\mathrm{GS}}$, resistor and also capacitance value. Below is the calculation to start the design.

Assume Pd $\quad=8 \mathrm{Mw}$ (Based on $40 \sim 50 \%$ of actual value)

$$
\begin{align*}
\text { Power } & =4 \mathrm{I}_{\text {bias }} \mathrm{Vdd}=8 \mathrm{~mW}  \tag{3.1}\\
\mathrm{I}_{\text {bias }} & =\frac{8 \mathrm{~m}}{4(3.3)}=0.606 \mathrm{~mA} \approx 0.6 \mathrm{~mA}
\end{align*}
$$

Size of $\mathbf{M}_{3} \quad=\left(\frac{W}{L}\right)_{M 3} \quad ; \quad \mathbf{M}_{3}$ in triode region act as resistor load.

$$
\text { Choose } \mathrm{V}_{\mathrm{DS}}=1 \mathrm{~V} \quad, \quad \mathrm{~V}_{\mathrm{THP}}=-0.69 \mathrm{~V} \quad, \quad \mathrm{~V}_{\text {bias }}=0.65 \mathrm{~V}
$$

$$
\begin{aligned}
\mathrm{V}_{\mathrm{GS}} & =\mathrm{V}_{\mathrm{G}}-\mathrm{V}_{\text {bias }} \\
& =3 \mathrm{~V}-0.65 \mathrm{~V} \\
& =2.65 \mathrm{~V}
\end{aligned}
$$

$$
\begin{align*}
\left(\frac{W}{L}\right)_{M 3} & =\frac{I_{D}}{\mu_{p} C o_{x}\left(\left(\left|V_{G S}\right|-\left|V_{T H P}\right|\right) V_{D S}-\frac{1}{2}\left|V_{D S}\right|^{2}\right)}  \tag{3.2}\\
& =\frac{0.606 m}{150.63 \times 10^{-4} \times 4.56 \times 10^{-3}\left((2.65-0.69)(1)-\frac{1}{2}(1)^{2}\right)} \\
\left(\frac{W}{L}\right)_{M 3} & =6
\end{align*}
$$

We find and recalculate $\mathrm{I}_{\mathrm{DS}}$ :

$$
\begin{align*}
I_{D} & =\mu_{p} C_{x}\left(\frac{W}{L}\right)_{M 3}\left(\left(\left|V_{G S}\right|-\left|V_{T H P}\right|\right) V_{D S}-\frac{1}{2}\left|V_{D S}\right|^{2}\right)  \tag{3.3}\\
& =150.63 \times 10^{-4} \times 4.56 \times 10^{-3} \times(6)\left[(2.65-0.69)(1)-\frac{1}{2}(1)^{2}\right] \\
& =0 . .601 \mathrm{~mA}
\end{align*}
$$

Find the $\mathbf{R}_{\mathbf{O N}}$ for $\mathbf{M}_{\mathbf{3}}$ :

$$
\begin{equation*}
R_{O N}=\frac{1}{\mu_{p} C o_{x}\left(\frac{W}{L}\right)_{M 3}\left(\left(V_{G S}-V_{T H P}\right)-V_{D S}\right)} \tag{3.4}
\end{equation*}
$$

$$
\begin{aligned}
& =\frac{1}{150.63 \times 10^{-4} \times 4.56 \times 10^{-3} \times(6)[(2.65-0.69)-(1)]} \\
& =2.527 \mathrm{~K} \Omega
\end{aligned}
$$

## Current source ( $\mathbf{I}_{\text {bias }}$ ) :

$$
\begin{align*}
& \mathrm{M}_{8}: \text { Let }\left(\frac{W}{L}\right)_{M 8}=\left(\frac{20}{0.5}\right) \quad, \quad \mathrm{V}_{\mathrm{THN}}=0.5 \mathrm{~V} \\
& I_{D}=\frac{1}{2} \mu_{n} C_{x}\left(\frac{W}{L}\right)_{M 8}\left[\left(V_{G S}-V_{T H N}\right)^{2}\right] \\
& \begin{aligned}
\frac{0.6 m A}{2} & =\frac{1}{2} \times 415.86 \times 4.56 \times 10^{-3}\left(\frac{20}{0.5}\right)_{M 8}\left[\left(V_{G S}-0.5\right)^{2}\right] \\
V_{G S} & =\sqrt{\frac{2(0.6 m / 2)}{\mu_{n} C o_{x}\left(\frac{20}{0.5}\right)_{M 8}}+V_{T H N}} \\
& =\sqrt{\frac{2(0.6 m / 2)}{415.86 \times 10^{-4} \times 4.56 \times 10^{-3} \times\left(\frac{20}{0.5}\right)_{M 8}}}+0.5 \\
& =0.761 V \\
V_{G S} & =V_{G}
\end{aligned}
\end{align*}
$$

Size $\mathbf{M}_{\mathbf{8}}$ is equal with $\mathbf{M}_{7}$;

$$
\begin{align*}
\left(\frac{W}{L}\right)_{M 7} & =\left(\frac{W}{L}\right)_{M 8}=\left(\frac{20}{0.5}\right) \\
V_{G S} & =\left(V_{G}-V_{S}\right)_{7} \\
I_{D 7} & =0.5 M=\frac{1}{2} \mu_{n} C o_{x}\left(\frac{W}{L}\right)_{M 8}\left[\left(V_{G S}-V_{T H N}\right)^{2}\right] \tag{3.6}
\end{align*}
$$

$$
\begin{aligned}
V_{G S}-V_{T H}=\left(V_{G}-V_{S}-V_{T H}\right)= & \frac{2(0.3 \mathrm{~m})}{415.86 \times 10^{-4} \times 4.56 \times 10^{-3} \times\left(\frac{20}{0.5}\right)_{M 7}} \\
& =0.281 \\
V_{G 7}=0.281+0.761 \mathrm{~V}+0.5 \mathrm{~V} & =1.54 \mathrm{~V}
\end{aligned}
$$

So,

$$
R_{L}=\left(\frac{V_{D D-} V_{G 7}}{I_{D 7}}\right)=\left(\frac{3.3-1.54}{0.3 m}\right)=5.866 \mathrm{~K} \Omega
$$

## Find total capacitance :

$$
\begin{equation*}
f=\frac{1}{2 \ln 2 N R C} \tag{3.7}
\end{equation*}
$$

$$
\begin{aligned}
& \mathrm{N}=\text { Number of stage } \\
& \mathrm{C}=\text { Capacitor if inverter stage } \\
& \mathrm{R}=\text { Resistance of active load }
\end{aligned}
$$

$$
\begin{aligned}
C & =\frac{1}{2 \ln 2(4) R_{O N 3}(2.0 G)} \\
& =\frac{1}{2 \ln 2(4) \times(2.527 K \Omega) \times(2 G)} \\
& =35.68 \mathrm{fF}
\end{aligned}
$$

$$
\begin{equation*}
\text { Ctotal }=C_{G D 3}+C_{G S 16}+C_{G D 1}+C_{G D 16} \tag{3.8}
\end{equation*}
$$

$\mathbf{M}_{\mathbf{1}}$ and $\mathbf{M}_{16}$ are in saturation so $C_{G D 1}$ and $C_{G D 16}=\mathbf{0}$

$$
\begin{aligned}
& =\frac{1}{2} C_{o x}(W L)_{3}+\frac{2}{3} C_{o x}(W L)_{16} \\
& =\frac{1}{2}\left(4.56 \times 10^{-3}\right)\left(5.0 \times 10^{-6} \times 0.5 \times 10^{-6}\right)+\frac{2}{3}\left(4.56 \times 10^{-3}\right)\left(W \times 0.5 \times 10^{-6}\right)_{16} \\
& 35.68 \mathrm{fF}-5.7 \times 10^{-15}=1.52 \times 10^{-9} W_{16} \\
& \quad W_{16}=19.72 \mu \mathrm{~m}
\end{aligned}
$$

Table 3.1: Specification ofVCO

| VDD | $\mathbf{3 . 0 V}$ |
| :---: | :---: |
| Power | 20 mW |
| Stage | 4 |
| $\mu \mathrm{n}$ | $415.86 \mathrm{~cm} 2 / \mathrm{Vs}$ |
| $\mu \mathrm{p}$ | $150.63 \mathrm{cm2} 2 \mathrm{Vs}$ |
| Cox | $4.56 \times 10-3 \mathrm{~F} / \mathrm{m} 2$ |
| $\mathrm{~V}_{\text {THN }}$ | 0.5 V |
| $\mathrm{~V}_{\text {THP }}$ | 0.69 V |
| $\gamma \mathrm{P}$ | 0.4 |
| $\gamma \mathrm{n}$ | 0.45 |
| $\mathrm{I}_{\text {bias }}$ | 0.6 mA |
| $\mathrm{R}_{\mathrm{ON}}$ | $2.527 \mathrm{~K} \mathrm{\Omega}$ |
| $\mathrm{R}_{\mathrm{L}}$ | $5.886 \mathrm{~K} \mathrm{\Omega}$ |
| $\mathrm{~V}_{\mathrm{GS}}$ | 2.65 |
| C | 35.68 fF |

Table 3.1 shown the parameters and the estimation of $\mathrm{I}_{\text {bias }}, \mathrm{V}_{\mathrm{GS}} \mathrm{R}_{\mathrm{L}} \mathrm{R}_{\mathrm{ON}}$ and capacitance for $V_{D D} 3.3 \mathrm{~V}$.

### 3.4 Simulation

The concept of module provides the basis for hierarchical design in mentor graphic. To design the schematic, the design architecture (da) environment in mentor graphic must be used. The standard cell library with physical layout available for auto placing/routing in 'ic library'. After schematics are completed block symbol must be created to represent the circuit. This symbol can be used in other schematic to perform the same function as the original circuit. Then; the schematic is checked and saved before simulated using EZwave tools.


Figure 3.2: Probe position in circuit

Continue the simulation; probes have to place at point $I_{\text {bias }}$ and $\mathrm{V}_{\text {OUT }}$ as shown in figure 3.2. So as the result, $\mathrm{I}_{\text {bias }}$ must be at range 0.606 mA and $\mathrm{V}_{\text {OUT }}$ is around 2.63 V If the waveform is not stabiles, tuning the circuit until it comes out the successfully expectation.

### 3.5 Layout

To design the layout base the schematic, the ic station software environment in mentor graphic must be used. Create the layouts by using the schematic driven layout (SDL). This technique creates ic layout from logic database information and placement done by automatically instance. The rules for the layout are 'adk design kit TSMC0.35'. After the automatically instance, place the entire poly with the poly contact. After completely connect the poly contact, used the auto-rote technique to make connection of the layout according to the schematic logic. As the result, the layout will connect each other based on the logic schematic using metall and metal2. If the layout has metal3, metal4 and others, rearrange the connection to used only metall and metal2. Layout done, by completed with test the 'Layout Versus Schematic (LVS)'. This testing is actually compared the netlist of the schematic to the netlist of the layout. Both netlist schematic and layout must same as shown in Chapter 4 (table (4.2) and (4.3)). The netlist of the schematic is generated in designed architecture (da) while the netlist of the layout is generated in ic station. After created the run LVS, the tools will appear the result of the comparing between layout and schematic. If there is an error, settle down the error according to transcription that appears at the result. Sometimes, once miss state in the layout will generate a few errors in LVS. So fixing one error might remove several errors from the report. Then, re-run LVS by simply clicking on icon run LVS. The report RVE we automatically update. Once all the LVS errors have been fixed calibre LVS should generated and LVS report with the smiley face. Similarly, the calibre LVS RVE window will also have the smiley face indicating that the layout is LVS clean.


Figure 3.3: Flow Chart VCO design

Next, test the layout using calibre 'Design Rules Check (DRC)'. This testing is use to looks for geometry based rule violations and rules are based on technology constraints. To check the DRC, we have to create on run DRC. Once the DRC is down to window will appear. One is the calibre DRC RVE window and the other is the DRC summary reports. If there is an error for the DRC, double click on the error and it will highlight the layout that shows the error. So, fix the error according to TSMC rules until DRC is clean. If there is no DRC error, the DRC summary report will indicate there are ' 0 ' DRC results generated at the total DRC results generated.

All the methodology process sequence are shown in appendix B.

