Please use this identifier to cite or link to this item:
http://dspace.unimap.edu.my:80/xmlui/handle/123456789/8615
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Afarulrazi, Abu Bakar | - |
dc.contributor.author | Md Zarafi, Ahmad | - |
dc.contributor.author | Farah Salwani, Abdullah | - |
dc.date.accessioned | 2010-08-12T04:22:39Z | - |
dc.date.available | 2010-08-12T04:22:39Z | - |
dc.date.issued | 2009-06-20 | - |
dc.identifier.citation | p.1-5 | en_US |
dc.identifier.uri | http://dspace.unimap.edu.my/123456789/8615 | - |
dc.description | MUCEET 2009 is organized by Malaysian Technical Universities Network (MTUN) comprising of Universiti Malaysia Perlis (UniMAP), Universiti Tun Hussein Onn (UTHM), Universiti Teknikal Melaka (UTeM) and Universiti Malaysia Pahang (UMP), 20th - 22nd June 2009 at M. S. Garden Hotel, Kuantan, Pahang. | en_US |
dc.description.abstract | Nowadays power inverter serves as an important emergency power supply system in events of mains power supply failure. The AC output voltage of a power electronic inverter is usually non-sinusoidal and hence has a high harmonic content. Sinusoidal Pulse Width Modulation (SPWM) scheme is normally used to convert the DC power supply into AC power supply by comparing the reference voltage waveform with the triangular waveform known as carrier. SPWM provides a way to reduce the total harmonic distortion of load current. The objective of this paper is to demonstrate a SPWM switching by using Altera DE2 board. In this SPWM, a sinusoidal reference voltage waveform is compared with the triangular carrier voltage to generate the on and off switching scheme. These switching schemes will trigger the gate of the power switch. In this paper, the SPWM switching strategies will be develop using Altera DE2 (Cyclone II EP2C35F672C6) with 16 bit serial configuration devices. The switching between reference and carrier waveforms of SPWM is obtained by using Matlab software. Simulation on the design pulses is conducted using Quartus II software tools provided by Altera. The output frequency of SPWM is 50 Hz and the design is limited to two levels of modulation index which are 0.5 and 0.75. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Universiti Malaysia Pahang (UMP) | en_US |
dc.relation.ispartofseries | Proceedings of the Malaysian Technical Universities Conference on Engineering and Technology (MUCEET) 2009 | en_US |
dc.subject | Sinusoidal Pulse Width Modulation (SPWM) | en_US |
dc.subject | Field Programmable Logic Array (FPGA) | en_US |
dc.subject | Very High Description (VHDL) | en_US |
dc.subject | Malaysian Technical Universities Conference on Engineering and Technology (MUCEET) | en_US |
dc.title | Design of FPGA based SPWM single phase inverter | en_US |
dc.type | Working Paper | en_US |
Appears in Collections: | Conference Papers |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
278-282.pdf | Access is limited to UniMAP community | 604.58 kB | Adobe PDF | View/Open |
Items in UniMAP Library Digital Repository are protected by copyright, with all rights reserved, unless otherwise indicated.