Please use this identifier to cite or link to this item: http://dspace.unimap.edu.my:80/xmlui/handle/123456789/8274
Title: Interframe bus encoding technique and architecture for MPEG-4 AVC/H.264 video compression
Authors: Asral, Bahari Jambek
Arslan, Tughrul
Erdogan, Ahmed T.
Keywords: Data buses
Encoding
Intergrated circuit design
Video coding
Encoder
Issue Date: 19-May-2010
Publisher: IEEE
Citation: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.18 (5), 2010, pages 831-835
Abstract: In this paper, we propose an implementation of a data encoder to reduce the switched capacitance on a system bus. Our technique focuses on transferring raw video data for multiple reference frames between off- and on-chip memories in an MPEG-4 AVC/H.264 encoder. This technique is based on entropy coding to minimize bus transition. Existing techniques exploit the correlation between neighboring pixels. In our proposed technique, we exploit pixel correlation between two consecutive frames. Our method achieves a 58% power saving compared to an unencoded bus when transferring pixels on a 32-b off-chip bus with a 15-pF capacitance per wire.
Description: Link to publisher's homepage at http://ieeexplore.ieee.org/
URI: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4957021
http://dspace.unimap.edu.my/123456789/8274
ISSN: 1063-8210
Appears in Collections:School of Microelectronic Engineering (Articles)

Files in This Item:
File Description SizeFormat 
Interframe bus encoding technique and architecture for MPE1.pdf54.47 kBAdobe PDFView/Open


Items in UniMAP Library Digital Repository are protected by copyright, with all rights reserved, unless otherwise indicated.