Please use this identifier to cite or link to this item:
http://dspace.unimap.edu.my:80/xmlui/handle/123456789/7132
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Weng, Fook Lee | - |
dc.date.accessioned | 2009-09-03T03:08:00Z | - |
dc.date.available | 2009-09-03T03:08:00Z | - |
dc.date.issued | 2005-05-18 | - |
dc.identifier.citation | p.71-76 | en_US |
dc.identifier.uri | http://dspace.unimap.edu.my/123456789/7132 | - |
dc.description | Organized by Kolej Universiti Kejuruteraan Utara Malaysia (KUKUM), 18th - 19th May 2005 at Putra Palace Hotel, Kangar. | en_US |
dc.description.abstract | Mathematical addition is frequently used in VLSI IC design, namely in Arithmetic Logic Unit (ALU) which forms the basis of microprocessor computation core. The performance of the microprocessor is partially dependent on the performance of the ALU and the ALU is partially dependent on the performance of the adder which forms the basic computational circuit within the ALU. Therefore, to achieve high performance mathematical computation on a microprocessor, the adder must be able to perform high performance addition. With the ever increasing bit size of microprocessors, designing an adder circuit for mathematical computation of large bit size becomes an issue. This paper proposes a method to design a high speed adder circuitry using carry skip algorithm that allows for parallel computation of large bit size numbers. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Kolej Universiti Kejuruteraan Utara Malaysia | en_US |
dc.relation.ispartofseries | Proceedings of the 1st National Conference on Electronic Design | en_US |
dc.subject | Integrated circuits | en_US |
dc.subject | Silicon | en_US |
dc.subject | Microprocessors | en_US |
dc.subject | Very Large Scale Integration (VLSI) | en_US |
dc.subject | Microprocessors -- Design and construction | en_US |
dc.subject | High speed adder | en_US |
dc.subject | Mathematical algorithms | en_US |
dc.title | Algorithmic implementation to achieve high speed mathematical addition on Silicon for 128 bits and larger | en_US |
dc.type | Working Paper | en_US |
Appears in Collections: | Conference Papers |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Algorithmic Implementation to Achieve High Speed Mathematical Addition on Silicon for 128 Bits and Larger.pdf | Access is limited to UniMAP community. | 273.03 kB | Adobe PDF | View/Open |
Items in UniMAP Library Digital Repository are protected by copyright, with all rights reserved, unless otherwise indicated.