Please use this identifier to cite or link to this item:
http://dspace.unimap.edu.my:80/xmlui/handle/123456789/6894
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hasliza, A. Rahim@Samsuddin | - |
dc.contributor.author | Ab Rahman, A. A H | - |
dc.contributor.author | Andaljayalakshmi, G. | - |
dc.contributor.author | R. Badlishah, Ahmad | - |
dc.contributor.author | Wan Nur Suryani Firuz, Wan Ariffin | - |
dc.date.accessioned | 2009-08-14T02:17:19Z | - |
dc.date.available | 2009-08-14T02:17:19Z | - |
dc.date.issued | 2008-05 | - |
dc.identifier.citation | p.26-31 | en_US |
dc.identifier.isbn | 978-1-4244-1691-2 | - |
dc.identifier.uri | http://ieeexplore.ieee.org/xpls/abs_all.jsp?=&arnumber=4580562 | - |
dc.identifier.uri | http://dspace.unimap.edu.my/123456789/6894 | - |
dc.description | Link to publisher's homepage at http://ieeexplore.ieee.org | en_US |
dc.description.abstract | This paper proposes an optimization approach for macro-cell placement which minimizes the chip area size. A binary tree method for non-slicing tree construction process is utilized for the placement and area optimization of macro-cell layout in very large scaled integrated (VLSI) design. Three different types of genetic algorithms: simple genetic algorithm (SGA), steady-state algorithm (SSGA) and adaptive genetic algorithm (AGA) are employed in order to examine their performances in converging to their global minimums. Experimental results on Microelectronics Center of North Carolina (MCNC) benchmark problems show that the developed algorithm achieves an acceptable performance quality to the slicing floorplan. Furthermore, the robustness of genetic algorithm also has been investigated in order to validate the performance stability in achieving the optimal solution for every runtime. This algorithm demonstrates that SSGA converges to the optimal result faster than SGA and AGA. Besides that, SSGA also outperforms SGA and AGA in terms of robustness. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Institute of Electrical and Electronics Engineering (IEEE) | en_US |
dc.relation.ispartofseries | Proceedings of the International Conference on Computer and Communication Engineering (ICCCE 2008) | en_US |
dc.subject | Very large scale integrated (VLSI) | en_US |
dc.subject | Integrated circuit layout | en_US |
dc.subject | Integrated logic circuits | en_US |
dc.subject | Genetic algorithms | en_US |
dc.subject | Trees (mathematics) | en_US |
dc.subject | Integrated circuits -- Design and construction | en_US |
dc.subject | Integrated circuits | en_US |
dc.title | A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree | en_US |
dc.type | Article | en_US |
Appears in Collections: | School of Computer and Communication Engineering (Articles) R. Badlishah Ahmad, Prof. Ir. Ts. Dr. |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Abstract.pdf | 7.86 kB | Adobe PDF | View/Open |
Items in UniMAP Library Digital Repository are protected by copyright, with all rights reserved, unless otherwise indicated.