Please use this identifier to cite or link to this item:
http://dspace.unimap.edu.my:80/xmlui/handle/123456789/31600
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Rohana, Sapawi, Dr. | - |
dc.contributor.author | Sohiful Anuar, Zainol Murad, Dr. | - |
dc.contributor.author | Dayang Azra, Awang Mat | - |
dc.date.accessioned | 2014-01-29T08:48:22Z | - |
dc.date.available | 2014-01-29T08:48:22Z | - |
dc.date.issued | 2012-11 | - |
dc.identifier.citation | AEU - International Journal of Electronics and Communications, vol. 66(11), 2012, pages 928-932 | en_US |
dc.identifier.issn | 1434-8411 | - |
dc.identifier.uri | http://www.sciencedirect.com/science/article/pii/S143484111200088X | - |
dc.identifier.uri | http://dspace.unimap.edu.my:80/dspace/handle/123456789/31600 | - |
dc.description | Link to publisher's homepage at http://www.elsevier.com/ | en_US |
dc.description.abstract | This paper proposes the design of a low group delay and low power ultra-wideband (UWB) power amplifier (PA) in 0.18 μm CMOS technology. The PA design employs two stages cascade with inductive peaking technique to provide broad bandwidth characteristic and higher gain while gain flatness can be achieved by connecting inter-stage circuit. A common gate current-reused technique is adopted at the first stage amplifier to achieve good input matching, low group delay and low power. The simulation results show that the proposed PA design has an average gain of 11.5 dB with flatness of ±0.4 dB from 5-11 GHz, while maintaining bandwidth of 4.2-12.3 GHz. An input return loss (S 11) less than -10.4 dB and output return loss (S 22) less than -9.5 dB, respectively are obtained. The PA design achieves excellent phase linearity (i.e., group delay variation) of ±41 ps and only consuming 17 mW power from 1.2 V supply voltage. A good output 1-dB compression point OP1 dB of 3.7 dBm is obtained. By using this method, the proposed design has low group delay variation and lowest power among the recently reported UWB CMOS PAs applications | en_US |
dc.language.iso | en | en_US |
dc.publisher | Elsevier GmbH | en_US |
dc.subject | Common gate configuration | en_US |
dc.subject | Current-reused | en_US |
dc.subject | Group delay variation | en_US |
dc.subject | Low power | en_US |
dc.subject | Power amplifier | en_US |
dc.subject | Ultra-wideband (UWB) | en_US |
dc.title | 5-11 GHz CMOS PA with 158.9 ± 41 ps group delay and low power using current-reused technique | en_US |
dc.type | Article | en_US |
dc.contributor.url | srohana@feng.unimas.my | en_US |
dc.contributor.url | sohiful@unimap.edu.my | en_US |
dc.contributor.url | amdazra@feng.unimas.my | en_US |
Appears in Collections: | Sohiful Anuar Zainol Murad, Assoc. Prof. Ir. Dr. School of Microelectronic Engineering (Articles) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
5-11 GHz CMOS PA with 158.9 ± 41 ps group delay and low power using current-reused technique.pdf | 40.37 kB | Adobe PDF | View/Open |
Items in UniMAP Library Digital Repository are protected by copyright, with all rights reserved, unless otherwise indicated.