# REFERENCES

[1]     Neil H.E. Weste and David Harris, (2004). *CMOS VLSI : A Circuits and Systems Perspective.* 3$^{rd}$ Edition, Pearson Education, USA.

[2]     S.Shah, A. J. Al Khalili and D. AI-Khalili, (2000). Comparison of 32-bit Multipliers for Various Performance Measures. The 12$^{th}$ International Conference on Microelectronics, Tehran, pp.75-80.

[3]     Wayne Wolf, (2002). *Modern VLSI Design: System-On-Chip Design.* 3$^{rd}$ Edition, Prentice Hall, Upper Saddle River, N.J.

[4]     C. R. Baugh and B. A.Wooley, (1973). A Two's Complement Parallel Array Multiplication Algorithm. IEEE Transactions on Computers, C-22, pp. 1045–1047.

[5]     Israel Koren, (2002). *Computer Arithmetic Algorithms.* 2$^{nd}$ Edition, A K Peters Ltd, Massachusetts.

[6]     Panchangam Ranganath, (2004). Minimization of Power Dissipation in Digital Circuits Using pipelining and A Study of Clock Gating Technique, http://etd.fcla.edu/CF/CFE0000130/Panchangam_Ranganath__200407_MS.pdf, 30 August 2006.

[7]     Wai-Kai Chen, (2003). *The VLSI HandBook.* 1$^{st}$ Edition, CRC Press, Washington, DC.

[8]     Vojin G. Oklobdzija, (2002). *The Computer Engineering Handbook.* 1$^{st}$ Edition, CRC Press, Washington, DC.

[9]     Beril Seda Ciftci, (2003). Design and Realization of A High Speed 64 x 64-bit Multiplier for Low Power Applications. http://digital.sabanciuniv.edu/tezler/tezler/mdbf/master/ciftcisedaberil/toc.pdf, 26 September 2006.

[10]    William Kleitz, (2006). *Digital Electronics with VHDL Quartus II Version*, 1$^{st}$ Edition, Prentice Hall, New Jersey, USA.

[11]  S. Vassiliadis, M. Putrino and E. M. Schwarz, (1988). Parallel Encrypted Array Multiplier, IBM J. RES. Develop, 32, pp. 536-551.

[12]  Mehdi Hatamian, (1986). A 70-MHz 8-bit x 8-bit Parallel Pipelined Multiplier in 2.5- μm Cmos. IEEE Journal of Solid-State Circuits, SC-2, pp. 505-513.

[13]  Taewhan Kim, William Jao, Steve Tjiang, (1998), Arithmetic Optimization using Carry Save Adders, 35[th] Design Automation Conference, CA, USA

[14]  Sunggu Lee, (2006). *Advanced Digital Logic Design : Using Verilog, State Machines and Synthesis for FPGAs*, 1[st] Edition, Thomson, Ontario, CA.

[15]  J. M. Rabaey, A. Chandrakasan, and B. Nikolic, (1996), *Digital Integrated Circuits: A Design Perspective*, Prentice Hall Electronics and VLSI Series.