

**DESIGNING, FABRICATING AND
CHARACTERIZING A MICROFLUIDIC
CAPACITOR**

RAYMOND ANTHONY A/L ANTHONYSAMY

**SCHOOL OF MICROELECTRONIC ENGINEERING
UNIVERSITI MALAYSIA PERLIS
2007**

APPROVAL AND DECLARATION SHEET

This project report titled Designing, Fabricating and Characterizing A Microfluidic Capacitor was prepared and submitted by Raymond Anthony A/L AnthonySamy (Matrix Number: 031010426) and has been found satisfactory in terms of scope, quality and presentation as partial fulfillment of the requirement for the Bachelor of Engineering (Microelectronic Engineering) in Universiti Malaysia Perlis (UniMAP).

Checked and Approved by

**(Associate Professor Dr. Prabakaran)
Project Supervisor**

**School of Microelectronic Engineering
Universiti Malaysia Perlis**

March 2007

Abstrak

Hari ini, melambangkan suatu anjakan teknologi baru, yakni Microelctromechanical Systems atau MEMS. Teknologi ini telah menjadi suatu titik permulaan bagi pelbagai bidang. Peranti cecair mikro merupakan salah satu daripada pencapaian bidan ini dan terbukti keberkesanannya berbanding dengan peranti makro. Saiznya yang kecil, keperluan sampel yang kecil, kos fabrikasi yang murah serta kebolehanya untuk menjalankan pelbagai fungsi menyumbang kepada permintaan yang tinggi.

Keperluan ini telah mencetuskan kelahiran kapasitor cecair mikro. Projek ini merangkumi tiga aspek yakni, merekabentuk, fabrikasi dan menganalisis sifat-sifat electrikal kapasitor cecair mikro. Lapisan penebat dalam kapasitor konvensional digantikan dengan cecair. Konduktor yang digunakan merupakan elektrod sesikat. Peranti ini difarbrikasi menggunakan teknik fabrikasi CMOS.

Applikasi peranti ini termasuklah printer ink-jet, penganalisis darah, cip DNA dan proteomic, system makmal di atas cip dan system analisis mikro.

Abstract

Today, being the dawn of a new technology wave, Micro electromechanical Systems or MEMS have promised a new beginning to a wide spectrum of fields. Microfluidics marked another milestone in this area as highly effective devices with their many advantages over macro devices. Its compact size, smaller volumes of samples and cheaper fabrication cost, low power consumption, multifunctionality and parallelism of analysis have contributed to the increased need for such devices.

This sparked the birth of Microfluidic capacitor. This project, integrates three areas; designing, fabricating and electrically characterizing a Microfluidic capacitor. The main insulator channel is replaced with a liquid instead of the usual solid state material. The conductive material will be interdigitated electrodes of aluminium origin. The device is fabricated using standard semiconductor processing techniques. Since the insulator is substituted with fluid, thus the name Microfluidic capacitor.

The application of this device would be in portable blood analyzers, DNA and proteomic chips, lab-on-a-chip system, micro total analysis system, DNA sequencing, smart sensors in food packaging and other newer applications.

CONTENTS

	Page
ACKNOWLEDGEMENT	i
APPROVAL AND DECLARATION SHEET	iii
ABSTRAK	iv
ABSTRACT	v
CONTENTS	vi
LIST OF TABLES	x
LIST OF FIGURES	xi
LIST OF SYMBOLS	xiii
LIST OF ABBREVIATIONS	xiv
CHAPTER 1: INTRODUCTION	1
1.0 Report Outline	1
1.1 Objectives	2
1.2 Scope of Study	2
1.3 Project Background	2
CHAPTER 2: LITERATURE REVIEW	4
2.0 Introduction to Microfluidics	4
2.1 Microfluidics: A History	4
2.2 Scaling Effects on Microfluidics: Opportunities and Challenges	5
2.3 Capillary Effect	6
2.4 Fluid Resistance in the Microchannel	6
2.5 Reynolds Number	7
2.6 Materials Used	7
2.7 Advantages of Microfluidics	8

	Page
2.8 Microfluidics: Application	9
2.9 A Capacitor	10

CHAPTER 3 : FABRICATION AND PROCESS PARAMETERS

3.0 Introduction	12
3.1 Mask Design	12
3.3.1 Mask Design Steps	12
3.2 Wafer Specification and Measurements	16
3.2.1 Parameter Test	16
3.2.2 Native Oxide	16
3.2.3 Sheet Resistance	17
3.3.4 Wafer Type and Orientation	17
3.3 Photolithography	18
3.3.1 Photoresist Defined	19
3.3.2 Spin Coating	20
3.3.3 Soft Bake	20
3.3.4 UV Radiation	20
3.3.5 Development	21
3.3.6 Hard Bake	21
3.4 Reactive Ion etch	21
3.5 Thermal Oxidation	22
3.6 Physical Vapour Deposition	23
3.8 Anodic Bonding	24
3.9 Process Flow for Device Fabrication	25
3.10 Equipment and Consumables	30

CHAPTER 4: RESULTS, ANALYSIS AND DISCUSSION

4.0 Masking	31
4.1 Wafer preparation	32
4.1.0 Wafer Measurements	32

4.1.1	Native Oxide	32
4.1.2	Wafer Type	33
4.1.3	Sheet Resistance	33
4.1.4	Wafer Specifications and Wafer Measurements	34
4.2	Photolithography: Mask 1 Pattern Transfer	34
4.2.1	Photoresist Coating	35
4.2.2	Soft Bake	36
4.2.3	Exposure	36
4.2.4	Post Development Bake	37
4.2.5	Development	37
4.2.6	Hard Bake	40
4.2.7	Visual Inspection	40
4.2.8	Silicon dioxide Etch	41
4.3	Etching Process for Mask 1	41
4.3.1	Wafer A (RIE using aluminium as mask)	41
4.3.2	Wafer B (KOH using Silicon dioxide as mask)	45
4.4	Thermal Oxidation for Insulation	48
4.5	Aluminium Physical Vapour Deposition	49
4.6	Electroplating	50
4.7	Mask 2 Pattern Transfer	50
4.8	Aluminium Etch	52
4.9	Anodic Bonding	53
4.10	Electrical characterization	53
4.11	Capacitance	54
4.12	Surface Analysis under Scanning Electron Microscope	56

CHAPTER 5: SUMMARY, RECOMMENDATION &		
COMMERCIALIZATION POTENTIAL	60	
5.1	Summary	60
5.2	Recommendations For future Projects	61
5.3	Commercialization	62

5.3.1	General Idea	62
5.3.2	Opportunity	64
5.3.3	Resource	67
5.3.5	Implementations	69
5.3.6	Conclusions	70
5.3.7	Recommendations	71
5.3.8	Strengths, Weaknesses, Opportunities and Threats	72

REFERENCE

APPENDICES

Appendix	I	Mask Designs
Appendix	II	Standard Operating Procedures
Appendix	III	Process flow Run Card
Appendix	IV	Instrumentations
Appendix	V	Complete Device

LIST OF TABLES

	Page
4.1 Silicon dioxide thickness on wafer before and after BOE measured using Spectrophotometer	33
4.2 Sheet resistance of wafer measured using Four Point Probe	33
4.3 A comparison of wafer specifications by supplier (data sheet) and measured values	34
4.4 Thermal silicon dioxide thickness measured using a Spectrophotometer	35
4.5 X-ray results on Elements present on wafer before RIE	44
4.6 X-ray results on Elements present on wafer after RIE	44
4.7 Silicon dioxide thickness on wafer after thermal oxidation	49
5.1 SWOT Analysis	72

LIST OF FIGURES

	Page
3.1 Dimensions of the alignment mark	13
3.2 Dimensions of the microfluidic capacitor: Pattern drawn on mask 1	14
3.3 Dimensions of the aluminium electrode: Pattern drawn in mask 2	15
3.4 Etch profile on <100> oriented wafers	18
3.5 Photolithography Process Flow	19
3.6 Process Flow for Fabrication of Device	25
4.1 Wafer B After development process before BOE.	38
4.2 Common Defects on during Development.	38
(a)Resist peel from oxide surface	38
(b) under development and overdevelopment at the same time	38
(c) Particle contamination	38
4.3 Surface Profile after development	39
4.4 Wafer A after development and aluminium etch	41
4.5 Depth after 15 minutes RIE with Aluminium mask on test wafer	43
4.6 EDX on wafer with aluminium mask after RIE	44
4.7 Surface profile after 5 minutes immersion in KOH for silicon etch with photo resist as mask	45
4.8 Surface profile of wafer B after 20 minutes in KOH 25% at 60°C	47
4.9 Surface profile of wafer B after 30 minutes in KOH 25% at 60°C	47
4.10 Visuals of channels after KOH etch captured under high power microscope. A rough surface forms due to the production of hydrogen bubbles that hinder the KOH reaction on the silicon surface.	48
4.11 Misalignment during the first attempt of mask 2 pattern transfer in aluminium	51
4.12 Successful Mask 2 Pattern transfer on wafer	51
4.13 Image of surface after aluminium etch and Photo resist strip. The green areas is	

the oxide whereas the pinkish orange is aluminium (forming the electrode)	52
4.14 I-V Curve obtained on the Curve Tracer	54
4.15 Capacitor Charge Up (AV versus time) obtained from the Spectrum Parametric Analyzer	56
4.16 100 times magnification of surface.	57
4.17 25 times magnification of device surface showing the channels etched for aluminium electrodes and fluid channels.	57
4.18 50 times magnification of device surface. The channel boundaries are formed well.	58
4.19 Dimensions of the channels formed. The V-groove is obtained when <100> orientation wafer is used and KOH is used as etchant.	58
4.20 The side walls formed are not smooth. However, this profile does not disrupt the normal functionality of the capacitor.	59
5.1 Intelligent Marketing Process	62
5.2 Product Concept	64
5.3 Time Factor	65
5.4 Competitor	66
5.5 Market Analysis	67
5.6 Internal Electronic Data Interchange with Virtual Private Networks	69
5.7 Operational Data Ware House (ODW) in the enterprise	69

LIST OF SYMBOLS

mm	milimeters
μm	micrometers
nl	nanoliters
pl	picolitres
\AA	angstrom
Rpm	revolutions per minute
$^{\circ}\text{C}$	degrees Celsius
Ω/cm	Ohm per centimetres
sccm	Standard Cubic Centimetres per Minute
Si	Silicon