

GATE OXIDE INTEGRITY (GOI)  
CHARACTERIZATION FOR DEEP SUBMICRON  
CMOS DEVICE

NORAIN MOHD SAAD

SCHOOL OF MICROELECTRONIC ENGINEERING  
UNIVERSITI MALAYSIA PERLIS  
2007

## **ACKNOWLEDGEMENTS**

First and foremost I would like to deeply thank to Allah S.W.T for His blessing and His help I am able to finish my final year project and my high appreciation for the various people who, during the several months in which this endeavor lasted, provided me with useful and helpful assistance. Without their care and consideration, this report would likely not have matured. I would like to thank UniMAP's Rector Lt. Kol. Professor Dato' Dr. Kamaruddin Hussin for being a good rector and brings out all best things in UniMAP, UniMAP's School of Microelectronic Engineering for providing me an opportunity to done my final year project in a conducive way, my supervisor Mr. Ramzan b. Mat Ayub for his guidance through my project who contributed with abundant of knowledge in Microelectronic field that reflect his expertise. Besides, I would like to thank and commend the interest, encouragement, and great job done UniMAP's staff throughout the overall process of my final year project represented by all the teaching engineers and the technician from School of Microelectronic Engineering.

Thank You.

## **APPROVAL AND DECLARATION SHEET**

**This project report titled Gate Oxide Integrity (GOI) Characterization for Deep Submicron CMOS Device was prepared and submitted by Norain Bt. Mohd. Saad (Matrix Number: 031010364) and has been found satisfactory in terms of scope, quality and presentation as partial fulfillment of the requirement for the Bachelor of Engineering (Microelectronic Engineering) in Universiti Malaysia Perlis (UniMAP).**

**Checked and Approved by**

---

**(RAMZAN BIN MAT AYUB)**  
**Project Supervisor**

**School of Microelectronic Engineering  
Kolej Universiti Kejuruteraan Utara Malaysia**

**March 2007**

# **PENCIRIAN INTEGRITI GET OKSIDA (GOI) UNTUK PERANTI CMOS BERSKALA MIKRON**

## **ABSTRAK**

Sejak era (Integrasi Berskala Besar) VLSI penskalaan ketebalan get oksida merupakan asset dalam pengawalan impak saluran pendek peranti seperti mana dimensi get MOS yang telah mengalami penskalaan kecil sehingga 0.1 $\mu$ m panjang saluran. Projek ini bertujuan untuk mengkaji hubungan antara fenomena kerosakkan get oksida dan impak atau kesan yang berkaitan dengan saluran pendek. Penekanan yang lebih diberikan kepada kemasukkan pembawa yang berkaitan dengan kemerosotan oksida yakni penerowongan electron Fowler Nodheim (F-N) kerana fenomena tersebut merupakan isu penting yang berkaitan dengan ketebalan get oksida yang agak nipis. Pencirian piawai untuk kerosakkan get oksida seperti ujian voltan tanjakan dan pengukuran arus dasar dilakukan dengan menggunakan struktur ujian kapasitor MOS yang berlainan saiz .Di dapati, penghasilan cas positif dan mekanisme perangkap merupakan faktor atau punca utama yang menyebabkan kerosakkan intrinsic get oksida. Selain itu, kemusnahan kekisi electron Wolter juga dipercayai sebagai salah satu faktor yang turut menyumbang ke arah kerosakkan get oksida. Namun demikian, ujian selanjutnya seperti ujian kerosakkan penebat berkadar dengan masa (TDDB) harus di jalankan. Ujian diperlukan untuk mengkaji adan mengesahkan hubungan antara kemusnahan kekisi electron Wolter dan kerosakkan get oksida.

# **GATE OXIDE INTEGRITY (GOI) CHARACTERIZATION FOR DEEP SUBMICRON CMOS DEVICE**

## **ABSTRACT**

Since the early days of Very Large Scale Integration (VLSI) era, the scaling of gate oxide thickness has been instrumental in controlling the short channel related effects in state-of-the-art device structure, as MOS gate dimensions have been scaled-down dramatically to a present day size of sub-0.1 $\mu$ m channel length. This project studied the relationship between the gate oxide breakdowns phenomena with short channel related effects. Special attention was given to the carrier injections related oxide degradation which is Fowler-Nordheim (F-N) Tunneling, since this phenomenon was becoming profoundly important in ultra-thin gate oxide thickness. Standard gate oxide breakdown characterizations such as V-ramp test and substrate current measurement have been performed on MOS capacitor test structure of different sizes. Holes generation and trap mechanism is found to be one of the main cause for the intrinsic gate oxide breakdown. Other mechanism such as Wolter's electron lattice damage might also be of a possible candidate, however further characterization such as Time Dependent Dielectric Breakdown (TDDB) Test is required to establish the relationship.

## TABLE OF CONTENT

<b>ACKNOWLEDGEMENT</b>	i
<b>APPROVAL AND DECLARATION SHEET</b>	ii
<b>ABSTRAK</b>	iii
<b>ABSTRACT</b>	iv
<b>TABLE OF CONTENT</b>	v
<b>LIST OF TABLES</b>	viii
<b>LIST OF FIGURES</b>	ix
<b>LIST OF ABBREVIATION</b>	xi
<b>CHAPTER 1 INTRODUCTION</b>	1
1.1 Background History	1
1.2 Objectives	2
1.3 The Scope of Study	2
1.4 Expected Finding	3
1.5 Organization of Work	3
<b>CHAPTER 2 LITERATURE REVIEW</b>	5
2.1 Thermally Grown Oxide	5
2.2 The Properties of Silica Glass	5
2.3 The Si/SiO <sub>2</sub> Interface	6
2.4 Effect of Interface Traps and Oxide Charge on Device Characteristic	8
2.5 The Mechanism of Carrier Injection in Si/SiO <sub>2</sub>	9
2.5.1 Substrate Hot Electron (SHE)	11

2.5.2	Channel Hot Electrons (CHE)	11
2.5.3	Injection of Drain Avalanche Hot Carriers (DAHC)	13
2.5.4	Secondarily Generated Hot Electrons (SGHE)	13
2.5.5	Auger Recombination	14
2.5.6	Fowler Nodheim Tunneling	16
2.5.7	Direct Tunneling	16
2.6	Method of Monitoring Hot Electron Activity	17
2.6.1	Substrate Current, $I_B$	17
2.6.2	Gate Current, $I_G$	18
2.6.3	Collection Current	18
2.7	The Phenomenon of Oxide Breakdown	19
2.7.1	Qualitative Model for C Mode Failure	20
	2.7.1.1 Holes Generation and Trapping Model	20
	2.7.1.2 Wolter's Electron Lattice Damage Model	22
2.7.2	Qualitative Model for B Mode Failure	22
	2.7.2.1 Sodium Contamination in the Oxide Film	23
	2.7.2.2 Substrate Metal Contamination	23
	2.7.2.3 Surface Roughness	23
	2.7.2.4 Localized Region Where the Oxide Is Thinner	23
	2.7.2.5 Crystalline Defect in the Substrate	24
2.8	Quantitative Model for C Mode Failure and B Mode Failure	24

## **CHAPTER 3 METHODOLOGY**

3.1	Project Plan	25
3.2	Fabrication Process Technology	25
3.3	Equipment	32
3.4	Test Execution	33
3.5	Testing Method for Gate Oxide Reliability	34
	3.5.1 Voltage Ramp Test	34

3.5.1.1 Test Structure – MOS Capacitor	35
3.5.1.1.1 Small Area Capacitor	36
3.5.1.1.2 Large Area Capacitor	36
3.5.1.1.3 Edge Sensitive Capacitor	36
3.5.1.2 Procedure	37
3.5.1.3 Technique	38
3.5.2 Substrate Current Measurement	39
3.5.2.1 Test Structure –MOSFET	39
3.5.2.2 Technique	39
3.5.3 I-V Characteristic Measurement	40
3.5.3.1 Test Structure- MOS Capacitor	40
3.5.3.2 Technique	40
<b>CHAPTER 4 RESULTS &amp; DISCUSSION</b>	<b>41</b>
<b>CHAPTER 5 CONCLUSION</b>	<b>51</b>
<b>REFERENCES</b>	<b>53</b>
<b>APPENDICES</b>	
<b>Appendix A</b>	<b>55</b>
<b>Appendix B</b>	<b>56</b>



## LIST OF TABLES

<b>Table No.</b>		<b>Page</b>
<b>2.0</b>	The injection mechanism and the appropriate energy band diagram or the injection cases.	9
<b>3.0</b>	0.5um CMOS technology process flow	28
<b>3.1</b>	JEDEC standard requirement	37
<b>4.1</b>	NMOS Breakdown field and failure mode	41
<b>4.2</b>	PMOS Breakdown field and failure mode	43
<b>4.3</b>	Holes current density measurement	46
<b>4.4</b>	Measurement of substrate current	49

## LIST OF FIGURES

<b>Figure No.</b>		<b>Page</b>
2.0	The physical structure of SiO <sub>2</sub> consist of silicon atoms sitting at the center of oxygen polyhedra [5]	6
2.1	The field distribution along the channel for the linear and saturation regimes. [7]	12
2.2	Auger Recombination process in various nMOSFET structures and operation region (a) Impact ionization created holes flowing to the region near the source in a SOI MOSFET. (b) +V <sub>g</sub> induced valence-band electron tunneling in ultra thin MOSFETs and leaving holes in Si substrate. (c) Substrate hole injection to the channel by a positive substrate bias in forward bias substrate (FBS) operation	15
2.3	Energy band diagram for the Fowler Nodheim tunneling in the MOSFET gate oxide. [4]	15
2.4	Energy band diagram for the phenomenon of direct tunneling through the gate oxide for thin oxide. [4]	17
2.5	The breaking of a bond is accompanied by the emission of an electron and the motion of the atoms inside the oxide.[9]	21
3.0	Flow chart of project plan	27
3.1	Semiconductor Characterization System	32
3.2	Micro-probing station	33

<b>3.3</b>	Test configuration setting	34
<b>3.4</b>	Test structure	35
<b>3.5</b>	Metal-Oxide-Silicon (MOS) Capacitor	35
<b>3.6</b>	(a) Poly fingers and diffusion capacitor	36
	(b) Edge sensitive capacitor	36
<b>3.7</b>	V-ramp Test Flow Chart	38
<b>3.8</b>	PMOS transistor	39
<b>4.1</b>	A histogram of ramp voltage oxide breakdown (NMOS)	42
<b>4.2</b>	A histogram of ramp voltage oxide breakdown (PMOS)	44
<b>4.3</b>	Holes current density versus oxide field	46
<b>4.4</b>	I-V curve of a ramp voltage	50

## LIST OF ABBREVIATIONS

AHI	Anode Hole Injection
API	Anti Punch through Implant
AR	Auger Recombination
BTBII	Band To Band Impact Ionization
CHE	Channel Hot Electron
CMOS	Complementary Metal Oxide Silicon
DAHC	Drain Avalanche Hot Carriers
DRAM	Dynamic Random Access Memory
DUT	Device Under Test
FET	Field Effect Transistor
FN	Fowler Nodheim
HR	Hydrogen Release
IC	Integrated Circuit
JEDEC	Joint Electron Device Electronic Council
LDD	Lightly Doped Drain
LOCOS	Local Isolation Of Silicon
MOS-C	Metal Oxide Silicon Capacitor
MOSFET	Metal Oxide Silicon Field Effect Transistor
$Q_p$	Hole-charge-to-breakdown
SGHE	Secondarily Generated Hot Electrons
SHE	Substrate Hot Electron
SMU	Source Measure Units
STI	Shallow Trench Isolation
$T_{bd}$	Time to breakdown
ULSI	Ultra Large Scale Integration
V-Ramp	Voltage ramp