Browsing Ali Yeon Md Shakaff, Dato' Prof. Dr. by Subject "Large data bus size microprocessor"
Now showing items 1-2 of 2
-
Implementation of 128/256 bit data bus microprocessor core on FPGA
(International Congress for global Science and Technology (ICGST), 2007-05)This paper shows the implementation of a large data bus size microprocessor core of 128/256 bits on an Altera Stratix 2 FPGA using a superscalar architecture of 3 parallel pipes with 4 stage pipeline as shown in Figure ... -
Implementing a large data bus VLIW microprocessor
(Science Publications., 2008)Microprocessors have grown tremendously in its computing and data crunching capability since the early days of the invention of a microprocessor. Today, most microprocessors in the market are at 32 bits, while the latest ...