iRepository at Perpustakaan UniMAP >
Journal Articles >
School of Computer and Communication Engineering (Articles) >

Please use this identifier to cite or link to this item: http://dspace.unimap.edu.my:80/xmlui/handle/123456789/6894

Title: A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
Authors: Hasliza, A. Rahim@Samsuddin
Ab Rahman, A. A H
Andaljayalakshmi, G.
R. Badlishah, Ahmad
Wan Nur Suryani Firuz, Wan Ariffin
Keywords: Very large scale integrated (VLSI);Integrated circuit layout;Integrated logic circuits;Genetic algorithms;Trees (mathematics);Integrated circuits -- Design and construction;Integrated circuits
Issue Date: May-2008
Publisher: Institute of Electrical and Electronics Engineering (IEEE)
Citation: p.26-31
Series/Report no.: Proceedings of the International Conference on Computer and Communication Engineering (ICCCE 2008)
Abstract: This paper proposes an optimization approach for macro-cell placement which minimizes the chip area size. A binary tree method for non-slicing tree construction process is utilized for the placement and area optimization of macro-cell layout in very large scaled integrated (VLSI) design. Three different types of genetic algorithms: simple genetic algorithm (SGA), steady-state algorithm (SSGA) and adaptive genetic algorithm (AGA) are employed in order to examine their performances in converging to their global minimums. Experimental results on Microelectronics Center of North Carolina (MCNC) benchmark problems show that the developed algorithm achieves an acceptable performance quality to the slicing floorplan. Furthermore, the robustness of genetic algorithm also has been investigated in order to validate the performance stability in achieving the optimal solution for every runtime. This algorithm demonstrates that SSGA converges to the optimal result faster than SGA and AGA. Besides that, SSGA also outperforms SGA and AGA in terms of robustness.
Description: Link to publisher's homepage at http://ieeexplore.ieee.org
URI: http://ieeexplore.ieee.org/xpls/abs_all.jsp?=&arnumber=4580562
ISBN: 978-1-4244-1691-2
Appears in Collections:School of Computer and Communication Engineering (Articles)
R. Badlishah Ahmad, Prof. Dr.

Files in This Item:

File Description SizeFormat
Abstract.pdf7.86 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! Perpustakaan Tuanku syed Faizuddin Putra, Kampus Pauh Putra, Universiti Malaysia Perlis, 02600, Arau Perlis
TEL: +604-9885420 | FAX: +604-9885405 | EMAIL: rujukan@unimap.edu.my Feedback