DSpace
 

iRepository at Perpustakaan UniMAP >
The Library >
Conference Papers >

Please use this identifier to cite or link to this item: http://dspace.unimap.edu.my:80/dspace/handle/123456789/21495

Title: Analysis of optimum dispatching policies for semiconductor fabrication
Authors: Mohd Azizi, Chik
Uda, Hashim, Prof. Dr.
???metadata.dc.contributor.url???: Mohd_azizi@silterra.com
Keywords: First In First Out (FIFO);Shortest Processing Cycle Time (SPT);Critical Ratio (CR);Earliest Due Date (EDD);Shortest Remaining Processing Time (SPRT);Chemical mechanical polishing (CMP);Fabrication (FAB);Days Per Mask Layer (DPML)
Issue Date: 16-Oct-2010
Publisher: Universiti Malaysia Perlis (UniMAP)
???metadata.dc.publisher.department???: Centre for Graduate Studies
Series/Report no.: Proceedings of the International Postgraduate Conference on Engineering (IPCE 2010)
Abstract: This paper focuses on the comparison of the lot dispatching policies to reveal results for optimum product cycle time. The model is based on the 200mm-wafer size, 12K product Work In Progress (WIP), 10 product mixes in the current WIP with 2 new prototypes product start daily, and 3K-wafer start per week (WSPW) capacity. The dispatching policies to be compared are includes First In First Out (FIFO), Shortest Processing Time (SPT), Critical Ratio (CR), Earliest due date (EDD), Shortest Remaining Processing Time (SRPT) and Random (RAN). In the comparison, a snap shot of WIP of CMOS technology volume and product mix were taken at the wafer processing station from pad oxidation cleaning process to alloy. The result then is generated from the commercial simulation software, where requirements such as product processing time, manufacturing efficiency, equipment availability, WIP profile and product yield are the inputs for the model. The results reveal that CR dispatching policy gives the shortest cycle time for a product to complete all the processes of wafer fabrication steps compared to the other five dispatching policies by 5% to 13%. The results then enhanced and has been successfully accepted and realization in the real FAB operation.
Description: International Postgraduate Conference On Engineering (IPCE 2010), 16th - 17th October 2010 organized by Centre for Graduate Studies, Universiti Malaysia Perlis (UniMAP) at School of Mechatronic Engineering, Pauh Putra Campus, Perlis, Malaysia.
URI: http://hdl.handle.net/123456789/21495
ISBN: 978-967-5760-03-7
Appears in Collections:Conference Papers
Uda Hashim, Prof. Dr.

Files in This Item:

File Description SizeFormat
H07 Mohd Azizi Chik.pdf98.22 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! Perpustakaan Tuanku syed Faizuddin Putra, Kampus Pauh Putra, Universiti Malaysia Perlis, 02600, Arau Perlis
TEL: +604-9885420 | FAX: +604-9885405 | EMAIL: rujukan@unimap.edu.my Feedback