AN EFFICIENT MODIFIED BOOTH MULTIPLIER ARCHITECTURE

RAZAIDI BIN HUSSIN

UNIVERSITI MALAYSIA PERLIS
2008
An Efficient Modified Booth Multiplier Architecture

by

RAZAIDI BIN HUSSIN
(0430110017)

A thesis submitted in fulfilment of the requirements for the degree of Master of Science (Microelectronic Engineering)

School of Microelectronic Engineering
UNIVERSITI MALAYSIA PERLIS

2008
DEVELOPMENT OF THESS

Author’s full name : RAZAIDI BIN HUSSIN .............................................................

Date of birth : 8 FEBRUARY 1980 .................................................................

Title : AN EFFICIENT MODIFIED BOOTH MULTIPLIER ARCHITECTURE

.................................................................

.................................................................

Academic Session : 2008.................................

I hereby declare that the thesis becomes the property of Universiti Malaysia Perlis (UniMAP) and to be placed at the library of UniMAP. This thesis is classified as :

☐ CONFIDENTIAL (Contains confidential information under the Official Secret Act 1972)*

☐ RESTRICTED (Contains restricted information as specified by the organization where research was done)*

☐ OPEN ACCESS I agree that my thesis is to be made immediately available as hard copy or on-line open access (full text)

I, the author, give permission to the UniMAP to reproduce this thesis in whole or in part for the purpose of research or academic exchange only (except during a period of _____ years, if so requested above).

Certified by:

SIGNATURE ___________________________ SIGNATURE OF SUPERVISOR _______________________________

800208-09-5033                                Prof. Dr. Ali Yeon Md Shakaff
(NEW IC NO. / PASSPORT NO.)         NAME OF SUPERVISOR

Date : 4/12/2008                                           Date : 4/12/2008

NOTES : * If the thesis is CONFIDENTIAL or RESTRICTED, please attach with the letter from the organization with period and reasons for confidentially or restriction.
AN EFFICIENT MODIFIED BOOTH MULTIPLIER ARCHITECTURE

ABSTRACT

Multiplier plays an important role in today’s computer intensive applications such as computer graphics and digital signal processing. This thesis described the design of an Efficient Modified Booth Multiplier Architecture. With the tradeoff between speed and area, the design of the Modified Booth Multiplier focused on high speed with a moderate increase in area. This was achieved by reducing the critical path delay in the basic element of the multiplier circuit. Multiplication is performed by generating the partial product of Modified Booth Encoding (MBE) and accumulating the entire partial product by an adder or compressor. The research began by examining the available encoding schemes used to generate the partial product and 4:2 compressor that are used to accumulate the partial product. The fastest MBE and the most efficient 4:2 compressor has been used to develop the multiplier. The multiplier performance was improved by adapting various methods such as Simplified Sign Extension (SSE) and a proper tree topology. The SSE method eliminated some counter or adders in a partial product row while the tree topology arrangement of the compressors and their interconnection accumulate the partial product. A Gajski’s rule had been used to evaluate the performance of the multiplier and the result shows that the new multiplier has reduced delays in producing the output. The new multiplier architecture has reduced delays to almost 2% to 7% compared to other multipliers. The high speed multiplier was then extended to develop a Floating Point (FP) multiplier. The FP multiplier had been successfully designed using Altera Quartus II software and implemented on MAX EPM7182SLC84-7 device. The result showed that the FP multiplier is 38% faster compared to conventional FP multiplier. In term of size, the FP multiplier is 26% bigger than conventional circuit. However the increase in area of the circuit can be tolerated since the aim was to enhance the speed of the FP Multiplier.
PENAMBAHBAIKAN SENIBINA PENDARAB BOOTH DIUBAHSUAI

ABSTRAK

ACKNOWLEDGMENT

The work presented in this thesis would not have been possible without the assistance and cooperation of many people and organizations. Firstly I would like to thank my great supervisors, Prof Ali Yeon Md. Shakaff and Madam Norina Idris for their assistance and support during my project. I also would like to extend thanks to Mr. Rizalafande Che Ismail and Mr. Sean Lee for their time and many helpful suggestions for this thesis.

Last but certainly not least, I want to express my heartfelt thanks to my wife Afzan Kamarudin during the years of my research. With no words available to show enough gratitude I say “may Allah reward you within the best”

I also want to thank my parents who always provide me the freedom to do what I feel is the right thing. Finally, to all named and unnamed, for their support and understanding towards the completion of this project, thank you very much. May Allah bless and reward all those who had helped me!
# TABLE OF CONTENTS

DECLARATION OF THESIS ................................................................. ii
ABSTRACT ....................................................................................... iii
ABSTRAK ....................................................................................... iv
ACKNOWLEDGMENT ..................................................................... v
TABLE OF CONTENTS .................................................................... vi
LIST OF TABLES ............................................................................ ix
LIST OF FIGURES ........................................................................... x
ABBREVIATION .............................................................................. xiii

1. Background
   1.1 Introduction ............................................................................ 1
   1.2 Research background ............................................................ 1
   1.3 Research statement .............................................................. 3
   1.4 Research objectives .............................................................. 4
   1.5 Research methodologies ...................................................... 4
   1.6 Thesis structure .................................................................... 6

2. Literature Review
   2.1 Introduction ............................................................................ 8
   2.2 Multiplication Algorithm ...................................................... 8
   2.3 Modified Booth Multiplier Architecture .................................. 9
   2.4 Modified Booth Encoding ..................................................... 10
   2.5 Reviews on Modified Booth Multiplier ................................... 13
   2.6 Adder tree circuit ................................................................. 14
       2.6.1 4:2 Compressor ............................................................ 14
       2.6.2 Review on compressor ................................................ 15
   2.7 Multiplier topology .............................................................. 17
       2.7.1 Regular topologies ....................................................... 18
           2.7.1.1 Arrays topologies ................................................. 18
           2.7.1.2 Tree topologies .................................................. 20
       2.7.2 Irregular topologies ...................................................... 20
2.8 Simplified Sign Extension .............................................................. 21
2.9 Floating Point Multiplier ............................................................... 21
2.10 Floating Point Representation ...................................................... 22
2.11 Summary ...................................................................................... 23

3. Analysis of Existing Modified Booth Encoding

3.1 Introduction .................................................................................... 25
3.2 Analysis of Modified Booth Encoding Schemes .............................. 25
  3.2.1 Type A .................................................................................... 26
  3.2.2 Type B .................................................................................... 27
  3.2.3 Type C .................................................................................... 28
  3.2.4 Type D .................................................................................... 29
  3.2.5 Type E .................................................................................... 30
  3.2.6 Type F .................................................................................... 31
3.3 Overall Analysis of the Booth Encoding Schemes .......................... 32
3.4 Problem analysis for the Booth Encoder in which the S signal uses
  y_{2i+1} only .................................................................................. 39
3.5 Analysis of 4:2 Compressor ............................................................ 41
  3.5.1 Conventional 4:2 Compressor ................................................ 41
  3.5.2 Soulas 4:2 Compressor ........................................................... 42
  3.5.3 Hsin Lei 4:2 Compressor ........................................................ 43
3.6 Result of 4:2 Compressor ............................................................... 44
  3.7 Summary ...................................................................................... 48

4. Developed a New Modified Booth Encoding and Redesign 4:2 Compressor

4.1 Introduction .................................................................................... 49
4.2 Proposed New Recoding Scheme .................................................... 49
4.3 Redesigned 4:2 Compressor ............................................................ 51
4.4 Analysis of MBE .......................................................................... 52
5.5 Analysis of 4:2 Compressor ............................................................ 55
5.6 Summary ...................................................................................... 57
5. Design of an Efficient Modified Booth Multiplier Using the Proposed Design of New Modified Booth Encoding and Redesigned 4:2 Compressor

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.1 Introduction</td>
<td>58</td>
</tr>
<tr>
<td>5.2 Multiplier Architecture</td>
<td>59</td>
</tr>
<tr>
<td>5.3 Simplified Sign Extension Method (SSE)</td>
<td>60</td>
</tr>
<tr>
<td>5.4 Compressor Row</td>
<td>62</td>
</tr>
<tr>
<td>5.5 Binary tree topology</td>
<td>62</td>
</tr>
<tr>
<td>5.6 Simulation and Analysis of Results</td>
<td>64</td>
</tr>
<tr>
<td>5.6.1 Simulation Results</td>
<td>64</td>
</tr>
<tr>
<td>5.6.2 Synthesis Results</td>
<td>69</td>
</tr>
<tr>
<td>5.6.3 Implementation on FPGA Board</td>
<td>71</td>
</tr>
<tr>
<td>5.6.4 Analysis delay for multiplication</td>
<td>72</td>
</tr>
<tr>
<td>5.6.5 Hardware costs analysis</td>
<td>74</td>
</tr>
<tr>
<td>5.7 Summary</td>
<td>76</td>
</tr>
</tbody>
</table>

6. Implementation of a Floating Point Multiplier using Efficient Modified Booth Multiplier

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.1 Introduction</td>
<td>77</td>
</tr>
<tr>
<td>6.2 Floating Point Hardware</td>
<td>78</td>
</tr>
<tr>
<td>6.2.1 Multiplier Module</td>
<td>78</td>
</tr>
<tr>
<td>6.2.2 Adder Module</td>
<td>79</td>
</tr>
<tr>
<td>6.2.3 Normalized Module</td>
<td>79</td>
</tr>
<tr>
<td>6.2.4 Sign Module</td>
<td>80</td>
</tr>
<tr>
<td>6.3 Wallace tree topology</td>
<td>80</td>
</tr>
<tr>
<td>6.4 Simulation Result</td>
<td>85</td>
</tr>
<tr>
<td>6.5 Result Analysis</td>
<td>87</td>
</tr>
<tr>
<td>6.6 Summary</td>
<td>88</td>
</tr>
</tbody>
</table>

7. Discussion, Conclusion and Future Work

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.1 Discussion</td>
<td>89</td>
</tr>
<tr>
<td>7.2 Conclusion</td>
<td>93</td>
</tr>
<tr>
<td>7.2 Future Work</td>
<td>94</td>
</tr>
</tbody>
</table>

References                                                                 | 95   |

viii
LIST OF TABLES

Table 2.1: Partial Products associated with multiplier bits grouping................. 11
Table 2.2: Array topologies for the summation of the partial products............. 19
Table 2.3: Description of tree topologies....................................................... 20
Table 2.4: Description of irregular tree topologies........................................ 21
Table 2.5: Real Number Notation.................................................................... 23
Table 3.1: Types of Booth Encoding in generate the Partial Product.............. 26
Table 3.2: Normalized gate delays and hardware cost (Gajski 1997)................. 33
Table 3.3: Shows detail of total delay for Booth Encoder and Booth Selector for Type A to Type F.......................................................... 38
Table 3.4: The number of transistors used to develop each scheme.................. 39
Table 3.5: Analysis of 4:2 Compressor circuits............................................. 46
Table 3.6: Number of transistors used to develop the compressor................... 47
Table 4.1: Overall analysis of all types............................................................ 53
Table 4.2: Total transistors used in Booth Encoding........................................ 54
Table 4.3: Analysis of 4:2 compressor circuits............................................. 56
Table 4.4: Number of transistors used to develop the Compressor................... 57
Table 5.1: Description of simulation results based on Figure 5.6 in page 67....... 65
Table 5.2: Description of simulation results based on Figure 5.7 in page 68 ....... 66
Table 5.3: Detail comparison of various multipliers.......................................... 73
Table 5.4: Hardware costs (in number of transistors) for generating the multiplier circuit................................................................. 75
Table 6.1: Input A for multiplication process.................................................. 85
Table 6.2: Input B for multiplication process.................................................. 86
Table 6.3: Output for multiplication process................................................... 86
Table 6.4: Analysis result of FP Multiplication............................................... 87
### LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>The development process</td>
<td>5</td>
</tr>
<tr>
<td>2.1</td>
<td>Modified Booth Multiplier block diagram</td>
<td>10</td>
</tr>
<tr>
<td>2.2</td>
<td>Multiplier bits grouping according to Booth recoding for 8 bit input</td>
<td>11</td>
</tr>
<tr>
<td>2.3</td>
<td>Example for 0111$_2$</td>
<td>11</td>
</tr>
<tr>
<td>2.4</td>
<td>Extended multiplier for 0011$_2$</td>
<td>12</td>
</tr>
<tr>
<td>2.5</td>
<td>An example of a Booth recoded multiplication</td>
<td>12</td>
</tr>
<tr>
<td>2.6</td>
<td>Equivalent circuit (Flynn and Oberman 2001)</td>
<td>15</td>
</tr>
<tr>
<td>2.7</td>
<td>High level view of the 4:2 compressor</td>
<td>16</td>
</tr>
<tr>
<td>2.8</td>
<td>Equivalent circuit</td>
<td>16</td>
</tr>
<tr>
<td>2.9</td>
<td>Critical Paths in a row a 4:2 compressor</td>
<td>17</td>
</tr>
<tr>
<td>2.10</td>
<td>Binary Floating Point Format</td>
<td>23</td>
</tr>
<tr>
<td>3.1</td>
<td>Booth Encoder and Booth Selector for Type A (Weste and Harris 2005)</td>
<td>27</td>
</tr>
<tr>
<td>3.2</td>
<td>Booth Encoder and Booth Selector for Type B (Weste and Harris 2005)</td>
<td>28</td>
</tr>
<tr>
<td>3.3</td>
<td>Booth Encoder and Booth Selector for Type C (Brown and Vranesic 2005)</td>
<td>29</td>
</tr>
<tr>
<td>3.4</td>
<td>Corresponding Booth Encoder and Booth Selector. (Brown and Vranesic 2005)</td>
<td>30</td>
</tr>
<tr>
<td>3.5</td>
<td>The corresponding Booth Encoder and Booth Selector for Type E (Wen-Chang and Chein-Wei 2000)</td>
<td>31</td>
</tr>
<tr>
<td>3.6</td>
<td>The corresponding Booth Encoder and Booth Selector for Type F (Hsin-Lei, Chang et al. 2004)</td>
<td>32</td>
</tr>
<tr>
<td>3.7</td>
<td>Critical path delay Booth Encoder for Type A (Weste and Harris 2005)</td>
<td>33</td>
</tr>
<tr>
<td>3.8</td>
<td>Critical path delay Booth Selector for Type A (Weste and Harris 2005)</td>
<td>34</td>
</tr>
<tr>
<td>3.9</td>
<td>Critical path delay Booth Encoder for Type B (Weste and Harris 2005)</td>
<td>34</td>
</tr>
<tr>
<td>3.10</td>
<td>Critical path delay Booth Selector for Type B (Weste and Harris 2005)</td>
<td>35</td>
</tr>
</tbody>
</table>
Figure 3.11: Critical path delay Booth Encoder for Type C (Brown and Vranesic 2005)........................................................................................................... 35
Figure 3.12: Critical path delay Booth Selector for Type C (Brown and Vranesic 2005)................................................................................................................... 36
Figure 3.13: Critical path delay Booth Encoder for Type D (Brown and Vranesic 2005)................................................................................................................... 36
Figure 3.14: Critical path delay Booth Selector for Type D (Brown and Vranesic 2005)................................................................................................................... 37
Figure 3.15: Critical path delay for Type E (Wen-Chang and Chein-Wei 2000)................................................................................................................... 37
Figure 3.16: Critical path delay for Type F (Hsin-Lei, Chang et al. 2004)................................................................................................................... 38
Figure 3.17: Multiplier that uses SSE method....................................................... 40
Figure 3.18: Conventional multiplier when Booth Encoder is in condition ‘111’. 40
Figure 3.19: Type E and F schemes when Booth Encoder is in condition ‘111’... 41
Figure 3.20: Structure of the 4:2 compressor built with Full Adders................. 42
Figure 3.21: Structure of a Soulas 4:2 Compressor............................................. 43
Figure 3.22: Structure of a Hsin Lei 4:2 Compressor........................................... 44
Figure 3.23: Normalized gate delay for conventional 4:2 Compressor............... 45
Figure 3.24: Normalized gate delay for Soulas 4:2 Compressor....................... 45
Figure 3.25: Normalized gate delay for Hsin Lei 4:2 Compressor....................... 46
Figure 3.26: Delay Analyses and Total Transistor for All Compressors............. 47
Figure 4.1: The new Booth Selector circuit....................................................... 51
Figure 4.2: Redesign of 4:2 compressor............................................................ 52
Figure 4.3: Critical path delay for the Proposed Circuit................................. 53
Figure 4.4: Critical path delay in generating partial product............................... 54
Figure 4.5: Normalized gate delay for the Redesign 4:2 Compressor................ 55
Figure 4.6: Delay Analyses for All Compressors............................................. 56
Figure 5.1: Block diagram of the 8 x 8 bit parallel multiplier......................... 60
Figure 5.2: The array of partial products for signed multiplication using conventional technique (Kang and Gaudiot, 2004)................................. 61
Figure 5.3: Sign extension less method (Ercegovac, 2003)............................... 61
Figure 5.4: Critical paths in a row of 4:2 Compressors................................. 62
Figure 5.5: The critical path for 8x8 bit multiplier.................................. 63
Figure 5.6: Simulation result based on detail in Table 5.1......................... 67
Figure 5.7: Simulation result based on detail in Table 5.2....................... 68
Figure 5.8: Report of analysis and synthesis usage summary for 8x8 bit multiplier.......................................................... 69
Figure 5.9: Report of analysis and synthesis usage summary for 16x16 bit multiplier.............................................................................. 70
Figure 5.10: Report of analysis and synthesis usage summary for 32x32 bit multiplier.......................................................... 70
Figure 5.11: UP2 education development kit ........................................... 71
Figure 5.12: Shows the multiplication result display in LCD...................... 72
Figure 6.1: FP Multiplier interconnection of block module.......................... 78
Figure 6.2: The addition architecture of 25x25-bit signed multiplication........ 81
Figure 6.3: The partial product bits after being repositioned..................... 81
Figure 6.4: Simulation result of multiplication......................................... 86
Figure 7.1: Breakdown for critical path of 8bit, 16bit and 32 bit multiplier..... 91
Figure 7.2: Total transistors used in developing the multiplier.................. 92
Figure 7.3: Critical paths for efficient FP Multiplier and conventional FP Multiplier.......................................................... 92
Figure 7.4: Total logic elements for efficient FP multiplier and conventional FP Multiplier.......................................................... 93
ABBREVIATION

CAD – Computer Aided Design
FPGA – Field Programmable Gate Array
FP – Floating Point
MBE – Modified Booth Encoding
MBM – Modified Booth Multiplier
PP – Partial Product
SSE – Simplified Sign Extension
Verilog HDL – Verilog Hardware Description Language
VLSI – Very Large Scale Integrated
CHAPTER 1

Background

1.1 Introduction

This chapter started with explaining the background of multiplier. The history of Booth algorithm, compressor, and simplified sign extension were described. The objectives and scopes of research were also described in detail. Generally, this chapter reviews the reason to improve the performance of Modified Booth Multiplier.

1.2 Research background

With the constant growth of computer applications such as computer graphic and signal processing, fast arithmetic unit especially multipliers are becoming increasingly important. Advanced VLSI technology has provided the designer the freedom to integrate many complex components, which was not possible in the past. Over the years various high speed multipliers have been proposed and realized (Booth 1951; Sorley 1961; Wallace 1964; Lim 1978; Villeger and Oklobdzija 1993; Hsin-Lei, Chang et al. 2004). Multipliers play an important part in today’s digital signal processing (DSP) systems. Examples of their use include implementations of digital filters, discrete Fourier transform, correlations and many others.
In any multiplication algorithm, the operation is decomposed into a partial product generation and partial product summation. Each partial product represents a multiple of the multiplicand to be added to the final result. Previously reported multiplication algorithms mainly focus on rapidly reducing the partial products rows down to the final sums and carries used for the final accumulation. These techniques mostly rely on the circuit optimization and minimization of critical paths (Kang and Gaudiot 2004). Various algorithms for reducing the number of partial product have been proposed. One of the earliest algorithms is Booth algorithm (Booth 1951). Ever since its first introduction, it has been a popular encoding technique used to reduce the number of steps in the multiplication process. The Modified Booth Algorithm performs the encoding in parallel and is widely implemented in fast multiplier design.

In the accumulation part, all partial products must be accumulated to obtain the final result. The accumulation of partial product can be accomplished by using adder or compressor. The arrangement of adder or compressor to accumulate the partial product also affects the delays to produce the final result. A fast tree topology structure such as the Wallace tree can be employed for high speed accumulation.

In 2003, Ercegovac (Ercegovac 2003) proposed simplified sign Extension (SSE) which can speed up addition process. Ever since the SSE method got introduced, it has always been used and developed because it renders the advantage of reducing the adder’s block. As a result, the total delay to produce the final result also reduces.

The combination of MBE and adder or compressor will produce a Modified Booth Multiplier (MBM). On top of that, the implementation of proper tree topology and SSE method will enhance the performance of the multiplier. This efficient multiplier has also been extended to the Floating Point (FP) multiplier as a proof of the efficiency of this multiplier.
1.3 Research statement

The limitation in designing a high performance IC or microprocessor was limited by the multiplier latency. In increasing the performance of this device, many researchers modified or improved the performance of their multiplier module. In recent years, various type of multiplier can be implemented in devices, but the most popular multiplier module was Modified Booth Multiplier. Hence, this research is focused on improving the MBM module to speedup the performance of multipliers.

The multiplier consists of two operations namely generating the partial product and accumulating the partial product. In generating the partial product, several types of MBE have been identified and evaluated for the best performance. As a result, the MBE which has the fastest speed up time will then be used to develop the efficient multiplier.

The result of multiplication or final product can be obtained by accumulating the partial product by adder or compressor circuit. In most situations, the compressor is used to generate the final product. This is due to the advantages of compressor when accumulating compared to the adder. Thus, in this study the compressor is used. The compressor has been evaluated and optimized before being implemented in the multiplier.

Generally, in partial product’s accumulation process, counter and adder will affect the multiplier performance. In contrast, there are two other criterion that contribute to the same problem. The first criterion is the type of tree topology used during the partial product summation. The next criterion is SSE method. Flynn (Flynn and Oberman 2001) wrote details about the tree topology in their research. This study has verified the tree topology as having better performance. Hence, this work will adapt this tree topology in implementing a high speed multiplier.

The SSE Method currently will improve the total propagation delay in generating the results by eliminating a few adder or counter modules. Indirectly, it will reduce the size of the multiplier. However, there is a problem when implementing the SSE method with the Booth Encoding. The issue is, when the S signal that is generated
by Booth Encoder depends only on \( y_{i+1} \). This study has investigated the issue of designing a high speed multiplier in the context of an entire system.

1.4 Research Objectives

The research work consists of four main objectives:

i. To design an efficient MBE. This MBE can produce a correct partial product when implementing with the SSE method.

ii. To design an efficient compressor to enhance the accumulation process.

iii. To design a high performance Modified Booth Multiplier using new MBE and compressor. Further, the SSE method and faster tree structure are to be implemented to further enhance the performance.

iv. To improve the performance of Floating Point Multiplier by utilizing the high performance Modified Booth Multiplier.

1.5 Research Methodologies

The availability of computer-based tools has greatly influenced the design process in a wide variety of design environments. For this project, a set of design methodologies are constructed which is similar to semi custom design technique to meet the research requirement. The flowchart shown in Figure 1 describes a development process. The most obvious requirement for this process is that the system must function properly at each level and must meet an expected level of performance.
Figure 1.1: The development process.
The process begins with the definition of design specifications. The essential features of the system are identified and an acceptable method of evaluating the implemented features in the final design is established. The specifications must be followed to ensure that the developed system meets the general expectations.

From a complete set of specifications, the system is designed efficiently using schematic entry and Verilog Hardware Description Language (Verilog HDL) codes. After the general structure is established, CAD tool known as Quartus II 6.1 Web Edition is used to simulate the behavior of the system and such simulations are used to determine whether the system meets the required specifications. If errors are found, then appropriate changes are made and the verification of the new design is repeated through simulation.

When the simulation indicates that the design is correct, a complete physical prototype of the product is constructed. For this project, Altera UP2 FPGA board is used as a physical prototype to implement the final design of the system. The prototype is thoroughly tested for conformance according to the specifications. Any minor or major errors occurred in the testing mode must be fixed. In case of major errors, it is necessary to redesign the system and repeat the initial step as explained above. When the prototype passes all the tests, then the system is deemed to be successfully designed.

1.6 Thesis Structure

This thesis consists of seven (7) chapters. Each of the chapter is described as follows:

Chapter 1 describes the problem background, research statement, research scope, research methodologies and thesis structure.

Chapter 2 focuses on outlines the background knowledge required for understanding the previous work related to this project. This chapter also discusses the Modified Booth algorithm, tree topologies and compressor that have been used recently by other researchers. This chapter also describes the Floating Point architecture.
Chapter 3 demonstrates the analysis and simulation of existing MBE and existing compressor. Some of the existing MBE will be analyzed. The result from the analysis will be useful in Chapter 4 when designing a new MBE. Finally, the results will also be compared with several existing design techniques in terms of propagation delay, speed and hardware costs. Also in this chapter, the existing compressor will be analyzed. The design which offers the lowest delay performance and hardware costs will be determined.

Chapter 4 shows how to design the new MBE and new compressor based on the problem discussed in Chapter 3.

Chapter 5 explains the steps in building or constructing a high speed Multiplier by using MBE and compressor which are designed in Chapter 4. The idea of using binary tree adder is to look for the advantages of MBE and compressor compared to existing designs.

Chapter 6 demonstrates how to improve the Floating Point Multiplier. Building FP Multipliers requires development of an efficient MBM and implementing it into FP Multiplier module. The efficient MBM consists of the new MBE and compressor with the SSE method implemented in the accumulation section. Finally, the Wallace tree has also been adopted in this efficient MBM.

Finally yet importantly, Chapter 7 clarifies the results based on objectives. The promising recommendations were given to improve this project in future. The problems occurred during completing this project were also presented.
CHAPTER 2

Literature Review

2.1 Introduction

This chapter presents the multiplication algorithm which focuses on parallel multiplier namely Modified Booth Multiplier. The architecture involved in this multiplier also revealed in order to understand their characteristics. The element of multiplier namely Modified Booth Encoding, compressor, Simplified Sign Extension, reduction tree organizations and Floating Point multiplier in previous study were demonstrated.

2.2 Multiplication Algorithm

Multiplication is a less common operation than addition, but still essential for microprocessors, digital signal processors and graphic engines. The most basic form of multiplication consists of forming the product of two binary numbers. This can be accomplished through the traditional technique taught in primary school, simplified to base 2.

M x N bit multiplication can be viewed as forming N partial product of M bits each, and then summing the appropriately shifted partial product to produce an M + N –
bit result. Binary multiplication is equivalent to a logical AND operation. Therefore, generating partial products consists of the logical ANDing of the appropriate bits of the multiplier and multiplicand. Each column of partial products must then be added to produce a final result.

The number of partial product also can determine the performance of the multiplication. This number of partial product can be reduced using Modified Booth Encoding (MBE). Therefore Modified Booth Algorithm is better in reducing the circuits. Performance of this circuit will be explored and used.

There are many factors that will contribute to the multiplier performance including Modified Booth Encoding design, adder design, Simplified Sign Extension method and reduction tree organizations. This chapter explains more about MBE’s architecture, Compressor design adder tree and Simplified Sign Extension. At the end of this chapter, the Floating Point Multiplier will be explained briefly.

2.3 Modified Booth Multiplier Architecture

A Modified Booth Multiplier consists of three distinct components. They are the Booth Encoder, Booth Selector and adder tree. The combination of Booth Encoder and Booth Selector are called Modified Booth Encoding (MBE). The function of MBE circuit is to produce the partial product. The Modified Booth Multiplier will generate only 4 partial products if the multiplication input is 8 bit. Unlike the Shift and ADD or basic multiplier, the total partial product produced is 8 bit if the multiplication input is 8 bit.

The accumulation of all partial products is done in the adder tree circuit. The adder tree circuit contributes the most amount of delay in the multiplier performance. There are a lot of methods that has been implemented in the adder tree circuit to enhance the multiplier performance. In this research, three components were discussed namely the adder or compressor circuit, the adder tree topology and the Simplified Sign Extension (SSE) method. Figure 2.1 shows the high level block diagram of the
2.4 Modified Booth Encoding

The Modified Booth algorithm was proposed by Macsorley (Macsorley 1961). The basic idea is that, instead of shifting and adding every column of the multiplier term and multiplying by ‘1’ or ‘0’, the multiplier bits are grouped in blocks of three. Grouping starts from the LSB, and the first block only uses two bits of the multiplier (since there is no previous block to overlap).