

# DESIGN AND IMPLEMENTATION OF EMBEDDED TRUE PARALLELISM JAMMER SYSTEM USING FPGA-SoC FOR LOW DESIGN COMPLEXITY

# HUSSEIN IBRAHIM HUSSEIN (1632321957)

A thesis submitted in fulfillment of the requirements for the degree of Master of Science (Embedded System Design Engineering)

## School of Computer and Communication Engineering UNIVERSITI MALAYSIA PERLIS

# THESIS DECLARATION FORM

# UNIVERSITI MALAYSIA PERLIS

DECLARATION OF THESIS	
Author's full name :	Hussein Ibrahim Hussein
Date of birth :	10-11-1991
Title :	DESIGN AND IMPLEMENTATION OF EMBEDDED TRUE PARALLELISM JAMMER
	SYSTEM USING FPGA-SoC FOR LOW DESIGN COMPLEXITY
	iO:
Academic Session :	2017
-	nesis becomes the property of Universiti Malaysia Perlis (UniMAP) and to be placed
at the library of UniMAP. Th	his <u>thesis</u> is classified as :
CONFIDENTIAL	(Contains confidential information under the Official Secret Act 1972)
RESTICTED	(Contains restricted information as specified by the organization where
	research was done)
OPEN ACCESS	I agree that my thesis is to be made immediately available as hard
	copy or on-line open access (full text)
	ion to the UniMAP to reproduce this thesis in whole or in part for the purpose of
research or academic exch	ange only (except during a period of years, if so requested above).
O III	Certified by:
SIGNATURE	SIGNATURE OF SUPERVISOR
A117216 (NEW IC NO. / PA	
Date :	Date :

## Acknowledgement

#### بسم الله الرحمن الرحيم

# وَالْعَصْرِ إِنَّ الإِنسَانَ لَفِي خُسْرٍ إِلاَّ الَّذِينَ آمَنُوا وَعَمِلُوا الصَّالِحَاتِ وَتَوَاصَوْا بِالْحَقِّ وَتَوَاصَوْا بِالصَّبْرِ صدق الله العظيم

All praises and thanks are due to the Almighty Allah who always guides me to the right path and has helped me to complete this thesis. There are many people whom I have to acknowledge for their support, help and encouragement during the journey of preparing this thesis. So, I will endeavor to give them their due here.

First and foremost, I would like to express my appreciation to my supervisor **MUATAZ HAMEED SALIH AL DOORI** for his supervision, also my co-supervisor **NORFADILA BINIT MAHROM**, advice and guidance from the early stage of my research. He has given me extraordinary experiences throughout the work. Above all and the most needed, he provided me persistent encouragement and support in various ways. I am really indebted to him more than he knows.

I wish to express my thanks and gratitude to my parents, the ones who can never ever be thanked enough, for the overwhelming love and care they bestow upon me, and who have supported me financially as well as morally and without whose proper guidance it would have been impossible for me to complete my higher education.

My special, profound and affectionate thanks, love, affectionate gratitude and deep indebtedness are due to my Mom, who has been struggling with me, hand by hand, to secure and shape brighter future. Her understanding, support, commitment and looking after me during my study all stand behind my success. Also, all thanks and appreciation to my late father, the economic expert (**IBRAHIM HUSSEIN SARHAN**).

At the same time, I would like to express my love and thanks to 'the beats of my heart,' my brothers, **AMMAR**, **KARAR**, and **MOHAMMED**, who are the only source of inspiration to me, and it is their love and honest cares that have made the hardship of this task bearable.

Finally, I would like to express my sincere gratitude to all my friends in Malaysia who have helped me much and without their support and prayers I would never have been able to accomplish this task.

# To my beloved mother, father "I would never achieve this without all of you"

## TABLE OF CONTENTS

	PAGE
Acknowledgement	i
LIST OF TABLES	v
LIST OF FIGURES	vi
LIST OF ABBREVIATIONS	ix
ABSTRAK	xiii
ABSTRACT	xiv
CHAPTER ONE INTRODUCTION	
LIST OF FIGURES LIST OF ABBREVIATIONS ABSTRAK ABSTRACT CHAPTER ONE INTRODUCTION 1.1 Problem Statement 1.2 Project Objectives 1.3 Project Scopes	4
1.2 Project Objectives	5
1.3 Project Scopes	5
1.4 Project Contribution	6
1.5 Project Organization	6
x his	
CHAPTER TWO LITERATURE REVIEW	
2.1 Introduction	8
2.2 Embedded System	9
2.3 Embedded Systems Applications	13
2.4 FPGA prototyping for embedded system	14
2.5 Embedded System Challenges on FPGA	16
2.6 Complexity Challenge in Embedded System Design	21

2.7 Parallelism	22
2.7.1 Spatial Parallelism	23
2.7.2 Temporal Parallelism	27
2.8 System on a Programmable Chip (Qsys)	29
2.9 Jamming System	31
2.10 Critical Survey of Frequency Jamming for Processing Platforms	34
2.11 Review of Processing Platform	40
2.11 Review of Processing Platform 2.12 Summary CHAPTER THREE METHODOLOGY	41
CHAPTER THREE METHODOLOGY	
3.1 Introduction	43
3.2 Altera Design and Implementation Environment	44
3.3 Hardware Component	51
3.4 Frequency Jamming System Structural Approach	52
3.4.1 Phase-1 Analyze the system requirements and the proposed output	53
3.4.2 Phase-2 Signal conversion	54
3.4.3 Phase-3 Apportionment the processed data upon the output modules	54
3.4.4 Phase-4 Applying the true parallelism	54
3.5 Frequency Jamming System Design	55
3.5.1 Signal Emulator	57
3.5.2 Output Data Buffer	59
3.5.3 Output Address Generator	60
3.5.4 Control Sub-System	61
3.5.5 View sub-system	62
3.5.6 Jamming Functional Units	62

3.5.6.1 Pulse Detection	62
3.5.6.2 Signal Conversion Module	64
3.5.6.3 Distribution Module	68
3.5.6.4 View Sub-System	69
3.5.7 Concurrent Jammer Functional Units	74
3.6 Summary	78
<ul> <li>CHAPTER FOUR RESULTS AND DISCUSSIONS</li> <li>4.1 Introduction</li> <li>4.2 Verification Phase</li> <li>4.2.1 Signal Generation</li> <li>4.2.2 Frequency Capturing Module</li> </ul>	
4.1 Introduction	79
4.2 Verification Phase	79
4.2.1 Signal Generation	80
4.2.2 Frequency Capturing Module	80
4.2.3 Signal Conversion Module	83
4.2.4 Distribution Module	87
4.3 Implementation Phase	89
4.4 Summary	105
CHAPTER FIVE CONCLUSION AND RECOMMENDATIONS	
5.1 Conclusion	106
5.2 Future work	107
References	109

## LIST OF TABLES

NO.	PAGE
4. 1: Frequency Capturing Calculations	83
4. 2: Digital encoding for the proposed frequencies	83
4. 3: BCD Representation of Signal 50000 kHz	84
<ul> <li>4. 4: BCD Representation of Signal 90000 kHz</li> <li>4. 5: BCD Representation of Signal (25000KHz)</li> <li>4. 6: BCD representation of signal (166666KHz)</li> <li>4. 7: Performance Comparison between Various Frequency Jamming Projects</li> </ul>	85
4. 5: BCD Representation of Signal (25000KHz)	86
4. 6: BCD representation of signal (166666KHz)	87
	103
4. 8: Total Tapped Resources for the Project	105
4.8: Total Tapped Resources for the Project of the Andrew Orthogonal States and the Andrew Orthogon	

## LIST OF FIGURES

NO.	PAGE
2.1: The architecture of an embedded systems(Knight, 2002).	10
2.2: Shows an embedded systems application(Tobergte & Curtis, 2013).	14
2.3: show the FPGA prototyping	15
2.4: FPGA Generic Chip(Xie, 2014).	17
2.5: Embedded SRAM Overview(Seger, Karlström, & Ehliar, 2013).	20
2.6: Show the Parallel Structures	23
2.7: shows the parallel pipeline model(A. Choudhary et al., 2000).	24
2.8: Spatial and Temporal Parallelism.	25
2.9: show the temporal parallelism(Nouanesengsy et al., 2013).	28
2.10: Architecture of an Embedded SoC.	30
2.11: Frequency Jamming Module.	33
2.12: Communication Jamming System Proposed	37
2.13: IR Guided Missile Frequency Jamming Module(Kim et al., 2010).	38
2.14: Deceptive jamming Image Of False Vessel Target	39
3.1: The Altera Cyclone® V Embedded Evaluation Kit (DE1-SoC).	44
3. 2: Block diagram of FPGA chip	45
3.3: The Block Diagram of the DE1-SOC Board(Molanes et al., 2015).	46
3.4: The seven segments.	48
3.5: VGA Connections between FPGA and VGA.	48
3.6: Connections between the slide switches and Cyclone V SoC FPGA.	49
3.7: Design's Life Cycle Using FPGA.	51

3.8: Phase state diagram.	53
3.9a: System top-level design.	56
3.9b: System top-level design	56
3.10a: RTL view for the Signal Emulator.	58
3.10b: RTL view for the Signal Emulator.	58
3.11: RTL view for the output data buffer	59
3.12: Output data buffer.	60
3.13a: RTL View for pulse counter.	63
3.13b: RTL View for pulse counter	63
3.14: Signal Conversion RTL View.	65
3.15a: The Internal Logic Circuits of One-Digit Binary-To-BCD Conversion.	66
3.15a: The Internal Logic Circuits of One-Digit Binary-To-BCD Conversion.	67
3. 16a: Distribution Module.	68
3. 16a: Distribution Module.	69
3.17: LCD Enabling Logic Circuit	70
3.18: Entire RTL View of the LCD (state machine).	71
3.19: View of LCD State Diagram Cycle.	72
3.20: RTL for seven segment.	74
3.21: Jammer Functional Units for Temporal parallelism.	76
4.1.a: The Detected Frequency for the Input Signal 50 KHz.	81
4.1.b: The Detected Frequency for the Input Signal 90 KHz.	81
4.1.c: The Detected Frequency for the Input Signal 166666 KHz.	82
4.1.d: The Detected Frequency for the Input Signal 25000 KHz.	82
4.2.a: Binary Coded Decimal Representation for Signal	84
4.2.b: Binary Coded Decimal Representation for Signal	85

4.2.c: Binary Coded Decimal Representation for Signal.	
4.2.d: Binary Coded Decimal Representation for Signal.	
4.3: Converted and Distributed Frequencies Sent to the LCD.	88
4. 4: Converted and Distributed Frequencies Sent to the LCD.	88
4. 5.a: System Outcome For the input(50000Hz) on DE2	
4. 5.b: System Outcome For the input(50000Hz) on DE1-SOC	92
<ul> <li>4. 5.c: Oscilloscope View for the signal (50000Hz)</li> <li>4. 5.d: System Outcome For the input(90000Hz) on DE2</li> </ul>	93
4. 5.d: System Outcome For the input(90000Hz) on DE2	94
4. 5.e: System Outcome For the input(90000Hz) on DE1-SOC	95
4. 5.f: Oscilloscope View for the signal (90000Hz)	96
4. 5.g: System Outcome For the input(25000Hz) on DE2	97
4. 5.h: System Outcome For the input(25000Hz) on DE1-SOC	98
4. 5.r: Oscilloscope View for the signal (25000Hz)	99
4. 5.q: System Outcome For the input(166,666Hz) on DE2	100
4. 5.w: System Outcome For the input(166,666Hz) on DE1-SOC	101
4. 5.s: Oscilloscope View for the signal (166,666Hz)	102
OTHIS	

## LIST OF ABBREVIATIONS

- AADL Architecture Analysis and Design Language
- ASIC Application-Specific Integrated Circuit
- BCD **Binary Coded Decimal**
- CAD Computer Aided Design
- CB
- CFAR
- CPLD
- CPU
- Lise-Alarm-Rate Complex Programmable Logic Device national convition Central Processing Unit CREW
- DDL Double Dabble Algorithm
- DGAS Distributed Global Address Space
- DLL Delay-Locked Loop
- DLP Data-Level Parallelism
- DSK Digital Signal Processing Kit
- DSM Distributed Shared Memory
- DSP Digital Signal Processing
- FIFO First-In-First-Out

- Frequency Modulated-Continuous Waveform FMCW
- **FPGA** Field Programmable Gate Array
- FSK Frequency-Shift Keying
- General Purpose Input / Output GPIO
- GSB General Switch Box
- HDL Hardware Description Language
- copyright vir Institute Of Electrical And Electronic Engineering IEEE origi
- ILP Instruction-Level Parallelism
- Intellectual Property IP
- LCD Liquid Crystal Display
- LF Loop Filter
- LIFO Last-In-First-Out
- LUT Look-Up Table
- MIMD Multiple Instruction Multiple Data
- Multiple Instruction Single Data MISD
- MMP Massively Multi-processing
- MPSoC Multiprocessor System-on-Chip
- Native Circuit Description NCD

- NUMA Non-Uniform Memory Access
- PD Phase Detector
- PE **Processing Element**
- PLD Programmable Logic Devices
- PLL Phase-Locked Loop
- by original copyright PRAM Parallel Random Access Memory
- **PWM** Pulse Width Modulation
- ROM **Read-Only Memory**
- RTL **Register Transfer Level**
- SAR Synthetic-Aperture Radar
- SARH Semi-Active Radar Homing
- SIMD Single Instruction Multiple Data
- SISD Single Instruction Single Data
- SMP Symmetric Multi-processing
- SoC System on Chip
- **SRAM** Static Random-Access Memory
- TLP Thread-Level Parallelism
- UMA **Uniform Memory Access**

- UML Unified Modeling Language
- VCO Voltage-Controlled Oscillator
- VHDL VHSIC Hardware Description Language
- VHSIC Very High Speed Integrated Circuit

othis tern is protected by original copyright

### REKABENTUK DAN IMPLIMENTASI SISTEM KESELARIAN ASLI BERASAKAN JAMMER FPGA-SoC BAGI REKABENTUK KOMPLEKS RENDAH

### ABSTRAK

Keadaan yang mendorong sistem untuk melengkapkan pemprosesan beberapa fungsi dalam jumlah masa yang tertentu dipanggil sistem masa nyata. Platform pemprosesan sistem peluru berpandu menghadapi dua isu utama: kos yang tinggi dan struktur yang kompleks. Kerumitan sistem struktur ini adalah hasil daripada pelbagai sebab-sebab vang termasuk mekanisme yang digunakan dalam sistem tersebut untuk melaksanakan fungsi sistem. Mekanisme ini boleh mengakibatkan kelewatan dalam pemprosesan data disebabkan oleh pelbagai faktor, seperti penyegerakan isyarat modul sistem, seni bina unit pemprosesan, dan kuasa pengiraan unit tersebut. Dalam usaha untuk mengurangkan sistem kompleks dan kos sistem, ia telah dicadangkan bahawa mekanisme keselarian yang benar hendaklah digunakan ke atas sistem, bersama-sama dengan struktur serentak. Platform FPGA (DE1-SoC) telah digunakan sebagai persekitaran bagi pelaksanaan sistem ini. Ini mengakibatkan sistem yang dicadangkan berkualiti mempunyai kos yang rendah. Tambahan pula, kerumitan system telah berkurang kerana sistem tersebut menggunakan struktur serentak. Antara modul yang berkait rapat dengan sistem yang dicadangkan termasuk unit pengurus input isyarat yang menyegerak empat isyarat input, modul emulator isyarat yang menghasilkan ujian isyarat untuk memeriksa fungsi sistem apabila tiada isyarat yang berfungsi, data output modul penampan akan menyimpan isyarat yang telah dirakam dan diproses, dan unit generasi alamat yang menjana alamat supaya data yang diproses boleh disimpan dalam output penimbal data. Dalam sistem ini, isyarat yang diliputi adalah dalam empat arah. Fasa Dikunci Loop telah dimanipulasi untuk membolehkan sistem merangkumi spektrum isyarat yang luas. Tambahan pula, sistem unjuran frekuensi jamming laser mampu memproses pelbagai frekuensi pada satu masa. Pelaksanaan itu mampu mendapatkan tahap yang boleh menerima kendalian dan juga menurunkan kerumitan. Tambahan pula, kaedah struktur reka bentuk tersebut juga membolehkan seni bina pengkomputeran serentak menjadi berskala, manakala penumbuhan keseluruhan sistem tersebut menaik.

# DESIGN AND IMPLEMENTATION OF EMBEDDED TRUE PARALLELISM JAMMER SYSTEM USING FPGA-SOC FOR LOW DESIGN COMPLEXITY

## ABSTRACT

The condition that drives a system to complete the processing of a number of functions within a given amount of time is called the real-time system. A projective missile system's processing platforms face two major issues: high cost and structureal complexity. The system structure's complexity is a result of various reasons that include the mechanism utilised in the system in order to perform the system functionality. This mechanism can lead to delays in data processing because various factors, such as the synchronisation of the system modules' signals, the processing unit's architecture, and the unit's computational power. In order to lessen system complexity and system cost, true parallelism mechanism is applied over the embedded system, along with a concurrent structure. The FPGA platform (DE1-SoC) was used as the implementation environment for this system. This led to an enriched implemented system that had low costs. Furthermore, the system complexity is version since the system uses a concurrent structure. Some of the modules that are closely related to the system are implemented to support main processing module. In this system, the signals covered were in four directions. The total logic element was (5032) and total registers was (5180). The Phase Locked Loop up to (1.6) GHz was manipulated in order to allow the system cover a wide spectrum of signals with high accuracy of computing process. Furthermore, the laser projective frequency jamming system is capable of processing multiple frequencies at a time. The implementation was able to obtain acceptable levels of throughput and it also lowered the complexity. Furthermore, the structural design methodology also makes it possible for the embedded concurrent computing architecture to be scalable while the entire system grows. othister

#### **CHAPTER ONE**

## **INTRODUCTION**

Embedded systems are also considered as reactive systems, which means that they continuously react to the environment and mostly have the real-time respond characteristic. Recent trends in the development of embedded systems have moved away from being restricted to a specific function. Instead, alternative trends have more flexibility that will allow one to modify, add, and even delete some of the embedded system's sub-functionality units. In fact, changes are already taking place in the field of embedded systems even while this research is being conducted. As such, the goal is to make these embedded systems as fast and small as possible. One of the areas of application that the embedded systems encompass is the mission critical area which includes avionic, frequency jammer, and spacecraft(Chawan, Patle, Cholake, & Pardeshi, 2012).

The need for big companies to meet customer requirements has made them consider certain key features during the design and implementation of their systems. The most important features that need to be considered are the re-configurability, power consumption, cost, and time to market. The FPGA possesses all these features and even some more characteristics like reliability and the capacity to process data in a parallel manner (Dorta, Jiménez, Martín, Bidarte, & Astarloa, 2009). Although the focus of this thesis was on enhancing system performance and improving the throughput through the application of true parallelism, the relative complexity was also considered. Thus, the mapping tasks of the high-level designing stages could be transformed into lower-level sub-tasks to lessen the complexity of the functionality units. The design that was proposed aimed to simplify the complicated tasks in order to come up with a system that had as much real-time responses as possible.

Currently, FPGA-based systems have the capacity to merge the advantages of both ASIC and DSPs. This leads to systems that are capable of rapid development cycles, high reliability, easy upgrading, high flexibility, and moderate costs (Griessl et al., 2014). This project utilised the FPGA in the design and implementation of its functional units in order to take advantage of these features. Harnessing the FPGA resources within this project led to better performance and higher throughput since true parallelism was utilised in its implementation.

This project aims to achieve the ability to process multiple signals at a time instead of just processing a single signal. Other aspects like the power consumption, cost, reconfigurability, and portability were improved with the use of the FPGA platform as the proposed system's implementation environment. It has been proposed that less than four aircraft fighters must utilise their laser missiles during the attack of a single target because a laser beam interference situation might take place if more than four laser missiles are launched to destroy a single target. As such, a laser missile frequency jamming system that can process four frequency signals at a time and control four defused plates was proposed. This will allow the system to direct the frequencies that have been captured towards attacking aircraft fighters.

Additionally, supported modules are designed and implemented such as the input signal unit manager that can synchronise four input signals, the signal emulator module that produce test signals to check the functionality of the system when there are no available signals, the output data buffer module that is responsible for storing the captured and processed signals for later studies, and the address generation unit which generates addresses for the processed data so that they can be stored within the output data buffer.

Since the code is divided into discrete portions, every part is considered an independent process concurrently executed using various modules. In this case, true

parallelism was used. This means that the calculation of an interpolated value for every grid cell in the lattice is independently treated from all the other cells' computation of values. First, the jammer analyses the spectrum of the signal that was received from the frequency hopped transmitter. Then, the signal's features are extracted. The features are then taken to the frequency synthesiser so that the synthesiser produce the same hopping frequency. Lastly, the narrow-band interference signals are sent to the display units on board like the Seven Segment and LCD.

othis tem is protected by original copyright

#### **1.1 Problem Statement**

Rapid improvements in systems development have allowed for the development of systems that are more specifically related to human lives. As a consequence, it is now vital to give such systems the capacity to process real-time data and take accurate decisions in order to solve specific problems. The frequency jamming system considered a part of this category, where such a system's computational platform has to be efficient, accurate, and robust. In addition, systems with such functionalities, like the jamming system, should be scalable and portable.

Despite its long clinical success, processing platforms of the frequency jamming system have a number of problems in use which is represented in their complexity and the time required to process signals. Such expositions are unsatisfactory because the delay of processing is examined as a nature result for the system design and the delay occurring in the processing modules, because these main factors, the platforms used to implement the frequency jamming functionality are not capable of providing the requirements for effective and fast processing systems for multiple missiles attack from different directions. The delay time required for processing data, the complexity of the system and the limitation in the frequency range are the core factors of this complication.

Additionally, design and implementation of embedded true parallelism jammer system using FPGA-SoC for low design complexity, is required to overcome delay of processing for multiple missiles threat.

4

#### **1.2 Project Objectives**

The aim of this project is to design and implement a frequency jamming which exploit the principle of the true parallelism and obtain the full advantage of the FPGA to guide the missiles to a specific target, the objectives of this research are:

- 1. Decreased system overall complexity level jamming system, improved operating frequency, consumed chip resources, and improved throughput.
- orioinal copyrio 2. Speed up the processing time, increase the processing cores utilities, and reduce the delay occurring in the processing modules.

#### **1.3 Project Scopes**

This project concentrated on qualities that need to be enhanced for increasing the performance as well as throughput of the frequency jamming systems by employing the characteristics embedded within the FPGA. It also gives a brief explanation of the implemented designed system on the board of FPGA. Those qualities that have been improved are integrated in the processing of multiple data each time by applying the true parallelism principle. The attained results in this research has been presented and scrutinised not just for the final system response but also for every stage involved in the system modules so that other researchers and readers can easily understand the same.

#### **1.4 Project Contribution**

The following presents the research contribution of this system:

- I-For the embedded systems and in any design, a key factor would be the reconfigurability feature. Based on this, the design and implementation of the system is done keeping in mind a reconfigurable embedded frequency jamming system.
- II- The second contribution of the system would be the capacity to quickly handle uralle coR orioinal coR multi-targets all at the same time by applying the true parallelism principle as well as the light temporal approach.

#### **1.5 Project Organization**

This thesis is organized with five chapters including

Chapter 1 briefly introduces research approach on FPGA and some research background. Motivations of research and problem statement are also defined. Goal, objectives and scopes of research are stated clearly. Finally, research contributions are discussed.

Chapter 2 is introduces the true parallelism. This chapter presented the related work done in the field of concurrent computing architectures and also presents the benefit of using the true parallelism computing systems as well as introducing brief information about the aspects related to the FPGA.

Chapter 3 describes about the construction of the proposed frequency jamming and the way to achieve this goal. This chapter also presented a highlighted overview about the system design as well as its modules and the functionality of each module.

Chapter 4 presents the obtained result, discussion and detailed explanation of verification phase and implementation phase.

Chapter 5 presents the conclusions derived out of the entire implementation of the system. The future work is also discussed in this chapter.

othis tern is protected by original copyright

#### **CHAPTER TWO**

#### LITERATURE REVIEW

#### **2.1 Introduction**

A simple overview will result in defining the system on programmable chip (SoPC) as an integrated circuit that has the capacity to incorporate multiple components of computer or a system on a single chip. These days, SoC has caught major interest of developers in the embedded systems domain as it allows them to integrate numerous processor cores alongside other embedded components such as interconnect infrastructure, memories and application-specific circuits, which all result in uniting the entire system on just a single chip. In fact, the embedded system can be optimised efficiently to execute a specific function or a set of related functions. Therefore, the embedded system is deemed as the key-field in employing the SoC as it can even harness large Field Programmable Gate Array (FPGA) that includes both logic elements and memory as well as the intellectual property (IP) processor core to perform a specific application. The true parallelism principle, despite its known association with difficulties in comparison with the non-parallel functional systems, has managed to gain preference due to its overall performance, as duplicate components can be pooled together like processors for enhancing the performance. Some of the major challenges associated with such systems include how these various components can be synchronised better, efficiently leverage the available resources and provide suitable communication techniques.