
A STUDY OF PROPER INTEGRATED CIRCUIT (IC) LAYOUT TECHNIQUES FOR A PARALLEL ADDER

ARAI SCHOOL OF MICROELECTRONIC ENGINEERING UNIVERSITY MALAYSIA PERLIS 2011

A STUDY OF PROPER INTEGRATED CIRCUIT (IC) LAYOUT TECHNIQUES FOR A PARALLEL ADDER





JUNE 2011

ACKNOWLEDGMENT

I would like to take this opportunity to thank to everybody who has helped in any way for this project. I would like to express my gratitude to my Final Year Project (FYP) supervisor, Puan Norina Idris for her advice, guidance, supervision, patience and understanding throughout this project.

I also would like to thank my friends for all their support and friendship and would like to wish them good luck in their future. To my family especially my parents, for their love, support and encouragement.

Finally, thanks to the lecturers, staffs and technicians of the School of Microelectronic Engineering for cooperative. Last but not least, thanks to University Malaysia Perlis for providing the facilities that enable the success of this project. c this item is protect

APPROVAL AND DECLARATION SHEET

This project report titled A Study of Proper Integrated Circuit (IC) Layout Techniques for a Parallel Adder was prepared and submitted by Kau Zee Shuang (Matrix Number: 071030264) and has been found satisfactory in terms of scope, quality and presentation as partial fulfillment of the requirement for the Bachelor of Engineering (Microelectronic Engineering) in University Malaysia Perlis (UniMAP).

ribinal cop Checked and Approved by ed a chis protected of this item (PU (PUAN NORINA IDRIS) **Project Supervisor**

School of Microelectronic Engineering University Malaysia Perlis

JUNE 2011

KAJIAN TENTANG TEKNIK-TEKNIK BENTANGAN LITAR BERSEPADU YANG BETUL UNTUK SUATU PENAMBAH SELARI

Abstrak

Laporan ini membentangkan teknik-teknik bentangan litar bersepadu yang betul untuk penambah selari. Bentangan untuk penambah selari ini dikemukakan dalam laporan ini. Dalam usaha untuk merancang dan mendapatkan bentangan yang baik, pemahaman mengenai aturan bentangan dan teknik-teknik yang betul diperlukan. Bentangan adalah direka bentuk dengan menggunakan aturan dari teknologi CMOS TSMC 0.35µm. Apabila mereka bentuk bentangan penambah selari, kaedah bentangan seperti ciri-ciri minima, jarak minima, keliling, saiz yang tepat, aturan telaga, aturan transistor, aturan sentuhan dan teknik tertentu seperti susunan pelan lantai, perletakan dan saling hubungan mesti dipatuhi. Penambah selari direka dengan merujuk kepada penambah penuh. Empat individu penambah sel penuh disambung untuk memberi input selari dan membawa riak. Skema dan bentangan penambah selari direka bentuk dalam stesen DA dan IC Mentor Graphics. Bentangan direka bentuk dengan menggunakan Poly, Metall dan Metal2 untuk sambungan. Selepas itu bentangan penambah selari selesai dihasilkan, langkah seterusnya adalah simulasi DRC dan LVS. Simulasi DRC dan LVS digunakan untuk mengenalpasti kesilapan yang telah dihadapi oleh pereka. Projek dengan tajuk kajian tentang teknik-teknik bentangan litar bersepadu yang betul untuk suatu penambah selari telah berjaya dihasilkan.

A STUDY OF PROPER INTEGRATED CIRCUIT (IC) LAYOUT TECHNIQUES FOR A PARALLEL ADDER

ABSTRACT

This report presents the proper Integrated Circuit (IC) layout techniques for a parallel adder. The layout produced for this parallel adder is presented in this report. In order to design and to get a good layout, understanding on proper layout design rules and techniques are needed. The layout is designed using rules from TSMC 0.35 µm CMOS technology. When designing a layout of parallel adder, layout rules such as minimum features, minimum spacing, surround, exact size, well rules, transistors rules and contact rules and specific techniques such as floorplanning, placement and routing must be followed. Parallel adder is designed by referring to the full adder. Four individual full adder cells are connected to give parallel inputs and ripple carry. The schematic and layout of the parallel adder are designed in Mentor Graphics DA and IC station. The layout has been completed design using POLY, Metal1 and Metal2 for connections. After the layout of parallel adder is finished drawn, the next steps are DRC and LVS simulation, DRC and LVS simulation are used to identify the errors which have all been faced by designer. The project with the title of A Study of Proper Integrated Circuit (IC) Layout Techniques for a Parallel Adder had been successfully.

TABLE OF CONTENTS


		Page
ACK	KNOWLEDGMENT	i i
APP	PROVAL AND DECLARATION SHEET	ii
ABS	STRAK	iii
ABS	STRACT	iv
TAB	BLE OF CONTENTS	v - vi
LIST	T OF TABLES	vii
LIST	KNOWLEDGMENT PROVAL AND DECLARATION SHEET STRAK STRACT BLE OF CONTENTS T OF CONTENTS T OF TABLES T OF FIGURES APTER 1 INTRODUCTION Background of Study Problem Statement Objectives Scope of Work	viii - ix
CHA	APTER 1 INTRODUCTION	
1.1	Background of Study	1 - 3
1.2	Problem Statement	3
1.3	Objectives	3 - 4
1.4	Scope of Work	4
1.5	Gantt Chart	4
CHA	APTER 2 LITERATURE REVIEW	
2.1	Introduction	5
2.2	Layout Rules	5
	2.2.1 Minimum Feature	5
	2.2.2 Minimum Spacing	5
	2.2.3 Surround	6
	2.2.4 Exact Size	6
	2.2.5 Well Rules	6
	2.2.6 Transistor Rules	6

2.2.7 Contact Rules	6
Floorplanning	6 - 8
Placement and Routing	8 - 10
Conclusion	11
	Floorplanning Placement and Routing

CHAPTER 3 METHODOLOGY

3.1	Introduction			
3.2	Design Approach	12 - 14		
	3.2.1 Circuit Design	15 - 16		
	3.2.2 Floorplanning and Placement & Routing	17 - 21		
	3.2.3 Design Rules Check (DRC)	21		
	3.2.4 Layout versus Schematic (LVS)	22		
3.3	Introduction Design Approach 3.2.1 Circuit Design 3.2.2 Floorplanning and Placement & Routing 3.2.3 Design Rules Check (DRC) 3.2.4 Layout versus Schematic (LVS) Conclusion	22		
СНА	APTER 4 RESULTS AND DISCUSSION			
4.1	Introduction Results	23		
4.2	Results			
	4.2.1 1-bit Full Adder	23		
	4.2.2 4-bits Parallel Adder	23 - 27		
	4.2.3 Simulation	28 - 29		
4.3	Discussion	30		
4.4	Conclusion	30		
	C			
CHA	APTER 5 CONCLUSION AND FUTURE WORK			
5.1	Conclusion	31		
5.2	Recommendation for future project	31		
REF	ERENCES	1 – 2		
APPENDICES				
TEC	CHNICAL REVIEW PAPER	1 - 5		
TEC	FECHNICAL PAPER			

LIST OF TABLE



LIST OF FIGURES

Figu	res No.		Page
1.1		PMOS and NMOS Transistors	2
1.2		PMOS and NMOS Transistors IC Design Flow Parallel Adder	2
1.3		Parallel Adder	3
2.1		An Example of Floorplan for Layout	7
2.2		An Example of Placement for Inverter Layout	8
2.3		Placement Techniques for Layout	9
2.4		An Example of Routing for Inverter Layout using POLY, Metal1 and Metal2	10
3.1		Process Flow of Design System	13
3.2		Flow Chart for DA and IC Station	14
3.3		Logic Diagram of one-bit Full Adder	15
3.4	0	Symbol of one-bit Full Adder	16
3.5		Symbol of 4-bits Parallel Adder	16
3.6		Flow Chart for Floorplanning Process	17
3.7		Steps of Floorplanning of Layout	18
3.8		Floorplanning for IC Layout	19
3.9		An Example of Placement and Routing for Layout	20
3.10		An Example of Layout Routing using Metal1 and Metal2	21

4.1	Schematic Diagram of 1-bit Full Adder	24
4.2	Schematic Diagram of 4-bits Parallel Adder	25
4.3	Symbol of 1-bit Full Adder	25
4.4	Symbol of 4-bits Parallel Adder	25
4.5	Layout of 1-bit Full Adder	26
4.6	Layout of 4-bits Parallel Adder	27
4.7	Design Rules Check (DRC)	28
4.8	Layout versus Schematic (LVS)	29
	Layout of 1-bit Full Adder Layout of 4-bits Parallel Adder Design Rules Check (DRC) Layout versus Schematic (LVS)	