

THE STUDY OF THE EFFECT OF MOS TRANSISTOR  
SCALING ON THE CRITICAL DEVICE  
PARAMETERS

ZAZURINA ABD RAHMAN

SCHOOL OF MICROELECTRONIC ENGINEERING  
UNIVERSITI MALAYSIA PERLIS

2007

THE STUDY OF THE EFFECT OF MOS TRANSISTOR  
SCALING ON THE CRITICAL DEVICE  
PARAMETERS

by

ZAZURINA BINTI ABD RAHMAN

Report submitted in partial fulfillment  
of the requirements for the degree  
of Bachelor of Engineering



APRIL 2007

## **ACKNOWLEDGEMENT**

By the name of God, The Most Merciful, all praises due to Allah, lord of all worlds.

I would like to express my gratefulness for those who contribute in my Final Year Project. I would like begin my gratitude to my supervisor, Mr. Ramzan bin Mat Ayub for his valuable support, encouragement and guidance during entire project time period. The exposure and the invaluable information that you gave me really meant to me, thank you for your dedication and patience in teaching and guiding me. Special thanks to, Mr. Bahari Man, a Technical Staff in Failure Analysis Laboratory for teaching me about the way how to use the micro-probe machine for device's test. He never failed to explain to me about the things that I don't understand. Thanks again, for your patience and kindness. Besides that, I also want to take this opportunity to thank those who had guided me throughout this Final Year Project.

Special thanks also to my school Final Year Project's Coordinator Mr. Sohiful Anuar, who have really passionate in teaching me, not forget also to thank Lt. Kol Prof Dato' Dr Kamarudin Hussin, Rector of UniMAP for your great support, Dean of Microelectronics Engineering, Prof Madya Dr. Zaliman Sauli for your encouragement and infinite support, and everybody that involved directly and indirectly.

## **APPROVAL AND DECLARATION SHEET**

**This project report titled The Study of the Effect of MOS Transistor Scaling on the Critical Device Parameters was prepared and submitted by Zazurina Abd Rahman (Matrix Number: 031010540) and has been found satisfactory in terms of scope, quality and presentation as partial fulfillment of the requirement for the Bachelor of Engineering ( Microelectronic Engineering ) in Universiti Malaysia Perlis (UniMAP).**

**Checked and Approved by**

---

**(RAMZAN B. MAT AYUB)**  
**Project Supervisor**

**School of Microelectronic Engineering**  
**Universiti Malaysia Perlis**

**April 2007**

# **KAJIAN KESAN PENSKALAAN TRANSISTOR MOS TERHADAP PARAMETER KRITIKAL PERANTI**

## **ABSTRAK**

Sejak rekaan transistor kira-kira 30 tahun dahulu, peranti CMOS telah diskala rendahkan secara agresif dalam setiap generasi teknologi untuk mencapai kepadatan dan prestasi integrasi yang tinggi. Penyusutan peranti membenarkan litar menjadi padat, lebih banyak fungsi per ruang, rekabentuk integrasi yang lebih rumit, berkelajuan tinggi, bekalan voltan rendah, yang mana berkisar tentang teknologi informasi dan komunikasi. Laporan ini menerangkan satu penyelidikan tentang kajian kesan penskalaan transistor MOS terhadap parameter kritikal peranti. Parameter peranti yang dikaji ialah voltan ambang, keadaan arus bocor berpanjangan dan putus, dan kesan saluran pendek pada pencirian hampir ambang, yang mana mempunyai kaitan terus kepada prestasi litar terkamir. Kajian awal mendapati antara parameter proses yang terlibat di dalam pembuatan peranti, panjang get memberi kesan kepada parameter peranti. Kajian ini menunjukkan, MOSFET dengan panjang get di bawah yang kesepuluh mikro meter, mempunyai masalah operasi. Kajian juga membuktikan bahawa, menghasilkan MOSFET dengan saluran panjang lebih kecil dari mikro meter adalah satu cabaran, dan kesukaran fabrikasi peranti semikonduktor selalunya menjadi faktor pembatas dalam memajukan teknologi litar bersepadu.

# **THE EFFECT OF MOS TRANSISTOR SCALING ON THE CRITICAL DEVICE PARAMETERS**

## **ABSTRACT**

Since the invention of transistors some 30 years ago, CMOS devices have been scale down aggressively in each technology generations to achieve higher integration density and performance. The device shrinkage allow denser circuits, more functions per floor space, more complicated and integrated design, higher speed, lower supply voltage, which revolutionized the information and communication (ICT) technology. This report presents an investigation into the study of the effect of MOS transistor scaling on the critical device parameters. The parameters understudy are threshold voltage, on and off state leakage current, and short channel effect on sub-threshold characteristics, that have a direct influence on the integrated circuit (ICs) performance. An initial research found that, among the process parameters involved in the manufacture of devices, gate length has the most influential effect on those parameters. This study showed, for the MOSFET with gate length below one-tenths of a micrometer, has an operational problems. The study also proved that, producing MOSFET with channel lengths much smaller than a micrometer is a challenge, and the difficulties of semiconductor device fabrication are always a limiting factor in advancing integrated circuit technology.

## TABLE OF CONTENTS

	<b>Page</b>
<b>ACKNOWLEDGMENT</b>	<b>i</b>
<b>APPROVAL AND DECLARATION SHEET</b>	<b>ii</b>
<b>ABSTRAK</b>	<b>iii</b>
<b>ABSTRACT</b>	<b>iv</b>
<b>TABLE OF CONTENTS</b>	<b>v</b>
<b>LIST OF TABLES</b>	<b>vii</b>
<b>LIST OF FIGURES</b>	<b>ix</b>
<b>LIST OF SYMBOL ABBREVIATIONS OR NOMENCLATURE</b>	<b>xi</b>
<b>CHAPTER 1 INTRODUCTION</b>	
1.1 Background	1
1.2 Objectives	3
1.3 Scope of study	4
1.4 Expected finding	4
1.5 Organization of Work	5
<b>CHAPTER 2 LITERATURE REVIEW</b>	
2.1 Introduction of MOSFET	6
2.2 MOSFET Device Structure	8
2.2.1 Basics Operation	8
2.2.2 Biasing the Inversion Layer	9

2.3	Long Channel MOSFET	
2.3.1	Circuit Characteristics	10
2.4	Threshold Voltage Control in MOSFETs	11
2.4.1	Ion Implantation for Adjusting Threshold Voltage	12
2.5	Subthreshold Currents in Long Channel MOSFETs	13
2.5.1	Subthreshold Swing, $S_t$	13
2.5.2	Gate Induced Drain Leakage (GIDL)	15
2.6	The submicron MOSFET	17
2.6.1	Comparison of Long Channel and Short Channel MOSFET Characteristics	17
2.7	Punchthrough in Short Channel MOSFETS	19
2.8	Short Channel Effects on the I-V Characteristics of MOSFETS Operated in the Strong Inversion Regime	19
2.9	MOSFET Scaling	20
2.9.1	Subthreshold Swing, $S_t$	21
2.9.2	Subthreshold Scaling	21
<b>CHAPTER 3 METHODOLOGY</b>		
3.1	Introduction	22
3.2	Project Strategy & Timeline	22
3.3	MOSFET Fabrication Process Flow	24
3.4	MOSFET Fabrication Process Technology	25
3.5	Measurement process	
3.5.1	Sample wafer	31
3.5.2	The MOSFET terminals	31
3.5.3	Test Information	32
3.5.4	Test Configuration	33
3.5.5	Equipment	34
3.5.6	Software	35
3.5.7	Testing the Test Structure	36



## **CHAPTER 4 RESULTS AND DISCUSSION**

4.1	Introduction	38
4.2	Threshold voltage, $V_T$	38
4.2.1	Result and data of $V_T$	39
4.2.2	Graph plot of $V_T$ for NMOS & PMOS	40
4.3	Saturation drain current, $I_{Dsat}$	43
4.3.1	Result and Data of $I_{Dsat}$	46
4.3.2	Graph plot of $I_{Dsat}$ for NMOS & PMOS	46
4.4	Subthreshold swing, $S_t$	48
4.4.1	Result and Data of $S_t$	50
4.4.2	Graph plot of $S_t$ for NMOS & PMOS	50
4.5	Off current, $I_{off}$	53
4.5.1	Result and Data of $I_{off}$	54
4.5.2	Graph plot of $I_{off}$ for NMOS & PMOS	54

## **CHAPTER 5 CONCLUSION**

5.1	Summary	57
5.2	Recommendation for future project	58

<b>REFERENCES</b>	60
-------------------	----

<b>APPENDICES</b>	I
<b>Appendix A</b>	I
<b>Appendix B</b>	XII

## LIST OF TABLES

<b>Tables No.</b>		<b>Page</b>
3.0	Gantt chart	22
3.1	Process step of 0.5 $\mu$ m CMOS technology	26
3.2	Table shows the test information for NMOS and PMOS transistor	32
3.3	Table shows the test configuration for NMOS and PMOS transistor	33
4.0	Data of $V_T$ for NMOS and PMOS transistor	39
4.1	Data of $I_{Dsat}$ for NMOS and PMOS transistor	46
4.2	Data of $S_t$ for NMOS and PMOS transistor	50
4.3	Data of $I_{off}$ for NMOS and PMOS transistor	54

## LIST OF FIGURES

<b>Figures No.</b>		<b>Page</b>
2.0	Structure of MOS device [8]	6
2.1	(b <sub>1</sub> ) Perspective view of the MOSFET structure, (b <sub>2</sub> ) Cross section of the MOSFET cut down the middle of the channel, (b <sub>3</sub> ) Cross section of the MOSFET lying flat [8]	7
2.2	N-channel enhancement mode [8]	9
2.3	P-channel enhancement mode [8]	9
2.4	Graph of drain current, $I_D$ vs gate voltage, $V_{GS}$ [12]	15
2.5	Gate induced drain leakage in the MOSFET [8]	16
3.0	Flow chart of the project strategy	23
3.1	Process Flow of PMOS & NMOS transistor fabrication	24
3.2	Sample wafer for measurement	31
3.3	The Micro Probe Station	34
3.4	Semiconductor Parametric Analyzer (SPA)	35
3.5	Setting of the test parameter in SPA	35
3.6	The dimension of the NMOS transistor channel	36
3.7	The probe was attached on the source and drain pad	37
3.8	The probe was attached on the gate pad under high power microscope.	37

4.0	$I_D$ versus $V_{GS}$ for NMOS W20/L0.35 $\mu\text{m}$	38
4.1	$I_D$ versus $V_{GS}$ for PMOS W20/L0.35 $\mu\text{m}$	39
4.2	Graph shows the $V_T$ vs. $L_g$ for NMOS and PMOS transistor	40
4.3	$I_D$ versus $V_{DS}$ for NMOS W20/L10 $\mu\text{m}$	43
4.4	$I_D$ versus $V_{DS}$ for NMOS W20/L0.50 $\mu\text{m}$	43
4.5	$I_D$ versus $V_{DS}$ for PMOS W20/L10 $\mu\text{m}$	44
4.6	Graph shows the $I_{Dsat}$ vs $L_g$ for NMOS and PMOS transistor	46
4.7	$I_D$ versus $V_{GS}$ for NMOS W20/L0.45 $\mu\text{m}$	48
4.8	$I_D$ versus $V_{GS}$ for PMOS W20/L0.35 $\mu\text{m}$	49
4.9	Graph shows the $S_t$ vs. $L_g$ between NMOS and PMOS transistor	50
4.10	$I_D$ versus $V_{DS}$ for NMOS W20/L10 $\mu\text{m}$	53
4.11	$I_D$ versus $V_{DS}$ for PMOS W20/L10 $\mu\text{m}$	53
4.12	Graph shows the $I_{off}$ vs. $L_g$ for NMOS and PMOS transistor	54

## LIST OF SYMBOLS, ABBREVIATIONS OR NOMENCLATURE

$\phi$	Work function difference between the gate
$\kappa$	Kappa
$\epsilon_0$	Permittivity in vacuum
$q$	Elementary charge
$k$	Boltzmann constant
$T$	Absolute temperature