

DESIGN AND SIMULATION OF CMOS OPERATIONAL AMPLIFIER USING MENTOR GRAPHICS TOOL

by

JEGATHEESAN SRI RAMALU

Report submitted in partial fulfillment
of the requirements for the degree
of Bachelor of Engineering



APRIL 2007

APPROVAL AND DECLARATION SHEET

This project report titled Design and Simulation of CMOS Operational Amplifier using Mentor Graphics Tool was prepared and submitted by Jegatheesan Sri Ramalu (Matrix Number: 031030140) and has been found satisfactory in terms of scope, quality and presentation as partial fulfillment of the requirement for the Bachelor of Engineering (Electronic Engineering) in University Malaysia Perlis (UniMAP).

Checked and Approved by

**(MOHD NAZRIN BIN MD ISA)
Project Supervisor**

**School of Microelectronic Engineering
Universiti Malaysia Perlis**

April 2007

REKABENTUK DAN SIMULASI PENGUAT OPERASI CMOS DENGAN PERISIAN MENTOR GRAPHICS

ABSTRAK

Perkembangan semasa dalam industri semikonduktor menunjukkan kewujudan dan keperluan bagi komponen-komponen elektronik untuk beroperasi dalam voltan rendah terutamanya bagi komponen yang banyak digunakan seperti penguat operasi. Keperluan komponen untuk beroperasi dalam voltan rendah, menyebabkan penurunan dalam bekalan voltan yang dibekalkan kepada komponen tersebut serta saiz komponen yang semakin mengecil. Alternatif yang paling berkesan dalam memenuhi keperluan ini adalah dengan beralih kepada CMOS (Complementary Metal Oxide Semikonduktor) yang menawarkan komponen dengan keperluan kuasa yang rendah dan kecil dari segi saiz. Dalam projek ini, rekabentuk dan simulasi penguat operasi CMOS yang mempunyai ciri-ciri kuasa yang rendah dan gandaan yang sederhana serta terdiri daripada dua peringkat telah diimplikasikan. Rekabentuk ini dipraktikkan dalam persian Mentor Graphics dengan teknologi 0.35μ TSMC untuk simulasi dan analisis. Seterusnya, bentangan bagi penguat operasi yang direkabentuk dilukis dalam stesen litar terkamir untuk simulasi semakan peraturan rekabentuk serta untuk membandingkan lakaran skematik dengan bentangan. Penguat operasi CMOS yang direkabentuk, pada asasnya memenuhi sebahagian daripada spesifikasi-spesifikasi yang ditetapkan walaupun beberapa spesifikasi tidak dapat dipenuhi. Antaranya ialah nilai rangkuman voltan output iaitu $\pm 1.81V$ serta nilai CMR (common mode range) iaitu $+ 1.08V$ dan $-1.81V$. Perbezaan antara nilai yang dikira dengan simulasi adalah disebabkan oleh kesan "short channel". Akhir sekali penguat operasi yang direkabentuk beroperasi dengan sempurna dalam voltan operasi $2.5V$.

DESIGN AND SIMULATION OF CMOS OPERATIONAL AMPLIFIER USING MENTOR GRAPHICS TOOL

ABSTRACT

Today's atmosphere and demands continue to drive operating voltages down, especially for widely used components such as the Operational Amplifier. Some of the motivations driving the market are integration, battery operated components, and biomedical instrumentation. The increased packaging densities require reduction in feature size that, in turn, reduces breakdown voltages thereby limiting the power supply. In order to ascertain low voltage and smaller in size operational amplifier, CMOS operational amplifier is preferred. In this project, the design and simulation of low power, moderate gain, and fast settling time CMOS operational amplifier consisting of three stages is implemented. The design was implemented in Mentor Graphics employing 0.35 μ TSMC process technology for simulation and analysis. Finally the layout of the amplifier designed in mentor graphics IC station to perform DRC and LVS simulation. The design resulted in a complete CMOS operational amplifier that at least met and, in a few cases, exceeded the design objectives by a large margin. The notable performance areas were the output swing of +/- 1.81V, and the common mode input range of + 1.08V and -1.81V. The deviation with the calculated values is because of short channel effects. The CMOS operational amplifier is working properly within the operating voltage 2.5V.

TABLE OF CONTENTS

	Page
ACKNOWLEDGEMENT	i
APPROVAL AND DECLARATION SHEET	ii
ABSTRAK	iii
ABSTRACT	iv
TABLE OF CONTENTS	v
LIST OF TABLES	vii
LIST OF FIGURES	viii
LIST OF SYMBOLS, ABBREVIATIONS OR NOMENCLATURE	x
CHAPTER 1 INTRODUCTION	
1.1 Historical Background	1
1.2 Project overview	3
1.3 The aim and objectives	4
1.4 Scope of study	4
1.5 Project outline	5
CHAPTER 2 LITERATURE REVIEW	
2.1 MOSFET (Metal Oxide Semiconductor Field Effect Transistor)	6
2.2 Modes of operation	8
2.3 CMOS operational amplifier	11
2.4 Ideal op-amp	12
2.5 Modes and parameters	13
2.6 Two stages CMOS operational amplifier design	16
2.7 Compensation	20

CHAPTER 3 METHODOLOGY

3.1	Design Approach	22
3.2	Design Schematic	24
3.3	Design Objective	25
3.4	Design	26
3.5	Design steps	27

CHAPTER 4 RESULTS AND DISCUSSION

4.1	Transistor bias current simulation	36
4.2	Transistor bias summary	38
4.3	Parameter Verification	39
	4.3.1 DC gain	40
	4.3.2 Unity gain frequency (GBW)	41
	4.3.3 Output swing	41
	4.3.4 Common-Mode input range	42
	4.3.5 Power dissipation	43
4.4	The Design Performance	44
4.5	Layout	45
4.6	DRC and LVS	45
4.7	Discussion	47

CHAPTER 5 CONCLUSION

5.1	Conclusion	48
5.2	Recommendation for future project	49
5.3	Commercialization Potential	49

REFERENCES	50
-------------------	-----------

Page

APPENDICES

Appendix A	51
Appendix A(i)	52

LIST OF TABLES

Tables No.		Page
1.0	Transistor values and drain current summary	33
2.0	Transistor bias summary	38
3.0	Comparison between design objective and simulated values	44

LIST OF FIGURES

Figures No.		Page
1.1	The project overview	3
2.1	MOSFET structure	6
2.2	Comparison of enhancement-mode and depletion mode of MOSFET	7
2.3	Cross section of MOSFET operating in linear region	8
2.4	Cross section of MOSFET is saturation region	9
2.5	CMOS symbol for n-mos and p-mos	10
2.6	Block Diagram of a general two-stage CMOS op amp	11
2.7	Symbol of an op amp	12
2.8	Configuration for the measurement of the open loop gain	13
2.9	The configuration for measurement of CMR	14
2.10	The configuration for measurement of output voltage swing	14
2.11	Unity gain frequency	15
2.12	Slew rate	15
2.13	Two stage operational amplifier	16
2.14	Current mirror	17
2.15	Differential amplifier	18
2.16	Single-loop negative feedback system	20

2.17	Compensation capacitor	21
3.1	The Block Diagram for the Design System	22
3.2	The schematic design for the CMOS operational amplifier	24
3.3	The complete schematic of the CMOS operational amplifier	34
4.1	The testbench circuit for CMOS operational amplifier	36
4.2	Output waveform of current I1-I4 from the simulation	37
4.3	Output waveform of current I5-I8 from the simulation	37
4.4	The input offset voltage V_{os}	39
4.4.1	Configuration for the measurement of the open loop gain	40
4.4.1.0	DC gain and -3dB frequency of the amplifier	40
4.4.3	The configuration for the measurement of the output swing	41
4.4.4	The configuration for the measurement of the CMR	42
4.4.5	Circuit for the measurement of the open loop power	43
4.7	Layout for designed CMOS op-amp	45
4.8	DRC (design rule check)	46
4.9	LVS (layout vs schematic)	46

LIST OF SYMBOLS, ABBREVIATIONS OR NOMENCLATURE

K	transconductance parameter (in saturation).
γ	bulk threshold parameter.
V_T	Threshold voltage.
λ	channel length modulation parameter.
gm	tranconductance.
f_u	unity gain frequency.
V_{DSAT}	saturation voltage.
V_{GS}	gate to source voltage.
GBW	gain bandwidth.
W	width.
L	length.
DRC	design rule check.
LVS	layout versus schematic.